Signal-processing board

Abstract

The invention provides a signal-processing board, which comprises a plurality of FPGA processing nodes, an FPGA main control module, a PCI interface module, a clock module and a power supply module, wherein the plurality of FPGA processing nodes are interconnected by an interconnection bus in a totally communicated topological structure and the interconnection bus is used for transmitting a high-speed data signal; the FPGA main control module is interconnected with the plurality of FPGA processing nodes through a shared bus which is used for transmitting a control signal; the PCI interface module is connected with the FPGA main control module through a local bus; the clock module is connected with the FPGA main control module, controlled by the main control module and used for supplying aworking clock to the signal-processing board; and the power supply module is used for supplying a voltage required by the signal-processing board. The topological structure of the plurality of FPGA processing nodes of the signal-processing board is flexible and the reconfiguration of the interconnection structure can be implemented according to specific application.

Description

technical field [0001] The invention relates to the field of digital signal processing, in particular to a signal processing board. Background technique [0002] In the field of digital signal processing, the traditional division method is: a dedicated DSP (Digital Signal Processing, digital signal processor) chip is low in cost, flexible in algorithm, and powerful in function. It is a general signal processor and is mainly used for data calculation; FPGA (Field Programmable Gate Array, Field Programmable Gate Array) chips have good real-time performance and strong timing control capabilities, and are mostly used for system control. [0003] Because DSP uses software to realize data processing, it may not be able to meet the application requirements in occasions with large data throughput and high real-time requirements. With the development of FPGA technology, the interface and algorithm resources in FPGA are becoming more and more abundant, and FPGA is gradually penetrati...

AI Technical Summary

Problems solved by technology

The star structure has the following characteristics: simple structure and control, convenient for network construction and management; its disadvantages are high cost, low reliability, and poor resource sharing ability

The bus structure is to hang each FPGA node on a bus. The characteristics of the bus structure are: simple structure, good expandability, but difficult to maintain and difficult to find faults of branch nodes

Both of the above two interconnection structures have the disadvantage of poor topology flexibility, and the interconnection structure cannot be reconfigured according to specific applications.

Images