Parallel digital signal processor

A digital signal and processor technology, applied in the direction of electrical digital data processing, digital data processing components, concurrent instruction execution, etc., can solve the problems of limited computing power, insufficient parallelism, low price, etc., to meet the needs of data throughput, Effect of Peak Computing Performance Improvement

Active Publication Date: 2011-01-26
安徽芯纪元科技有限公司
View PDF4 Cites 29 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The purpose of the present invention is to overcome the defects of limited computing power and insufficient parallelism of existing general digital signal processors, and provide a parallel digital signal processor with large computing power, strong computing power, wide application range and low price

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Parallel digital signal processor
  • Parallel digital signal processor
  • Parallel digital signal processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0038] The present invention will be further described below in conjunction with accompanying drawing.

[0039] Such as figure 1 As shown, a parallel digital signal processor adopts a single instruction stream multiple data stream (SIMD) structure, including:

[0040] - Program memory, which is a single-port memory with a width of 16 words, each word is 32 bits wide and 8192 deep, and is used to store application programs;

[0041] - The instruction fetch buffer unit is used to maintain the program counter and provide an address to the program memory, cache instructions from the program memory, splice the instructions into a parallel execution (xīng) row (hāng) and send it to the decoding unit;

[0042] - a decoding unit, used to decode each instruction in the execution line, according to the machine code arrangement form, the instructions are divided into nine categories, namely, three operand operation instructions, two operand operation instructions, and memory access inst...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a parallel digital signal processor comprising a program storage, an address-acquiring buffer unit, a decoding unit, an execution core, an address generating unit, a control/flag register access unit and a data bus, wherein the address-acquiring buffer unit is used for providing an address for the program storage, caching instructions from the program storage, splicing the instructions into parallel execution lines and then transmitting to the decoding unit; the decoding unit is used for decoding each instruction in the parallel execution line; the execution core is used for receiving a first control signal set and a second control signal set which are generated by the decoding unit, and carrying out instruction execution processing according to the states of the control signal sets; the address generating unit is used for receiving a third control signal set generated by the decoding unit and carrying out storage access processing according to the state of the control signal set; the control/flag register access unit is used for receiving a first control signal set generated by the decoding unit and carrying out control/flag register access instruction processing according to the state of the control signal set; and the data bus is used for a data storage from the read and write request of the execution core and connecting the data storage and the execution core.

Description

technical field [0001] The invention relates to a parallel digital signal processor, which belongs to the technical field of digital signal processors. Background technique [0002] Since the 1960s, with the rapid development of computing technology and information technology, digital signal processing has developed rapidly as an independent subject and has been widely used in many fields. With the rapid development of large-scale integrated circuit technology and semiconductor technology and the continuous improvement of various real-time processing requirements, the digital signal processing capability has also increased rapidly at an exponential rate, and it has played an increasingly important role in scientific research, military and civilian fields. Important role, digital signal processing devices have become an important condition to support the rapid development of these fields. There are currently three types of devices used for real-time processing of digital sig...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/38G06F1/16
Inventor 洪一郭二辉刘小明汪灏陆俊峰耿锐赵斌孙立宏马强
Owner 安徽芯纪元科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products