Circuit structure of differential comparator
A differential comparator and circuit structure technology, applied in the direction of electrical pulse generator circuits, differential amplifiers to generate pulses, etc., can solve the problems of reducing the sensitivity of the comparator, high sensitivity and high speed cannot be obtained at the same time, etc., to improve reliability and sensitivity. Effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0008] The invention discloses a differential comparator circuit structure, as shown in the accompanying drawings, a reference current Iref is connected to the gate and drain of the first NMOS transistor M1, and the gates of the second and third NMOS transistors M2 and M3 , the drain of the second NMOS transistor M2 is connected to the source of the fourth NMOS transistor M4, the drain of the third NMOS transistor M3 is connected to the source of the fifth NMOS transistor M5, the drain of the fourth NMOS transistor M4 and the sixth , the sources of the seventh NMOS transistors M6 and M7 are connected together, the drains of the fifth NMOS transistor M5 and the sources of the eighth and ninth NMOS transistors M8 and M9 are connected together, the gate of the fourth NMOS transistor M4 is connected to The gate of the eighth NMOS transistor M8 is connected to serve as the second input terminal VRP of the differential reference level, the gate of the fifth NMOS transistor M5 is conn...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 