In-chip integrated low noise amplifier
A low-noise amplifier, integrated technology, applied in the direction of improving the amplifier to reduce the influence of noise, etc., can solve the problems of occupying a large chip area and the low-noise amplifier cannot be fully integrated.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0036] The present invention will be further described below in conjunction with the accompanying drawings and through embodiments.
[0037] exist image 3 In the LNA shown using the voltage parallel negative feedback structure as the input stage, R S is the source input impedance, C B It is the DC blocking capacitor of the input port, and the input port needs to realize a matching network with 50 ohms, and the parasitic capacitance C of the diode with ESD protection also needs to be considered 1 =0.4pF, and the parasitic inductance L brought by the bonding wire 1 = 1.5nH.
[0038] The power supply voltage VDD is 1.2V.
[0039] NMOS transistor MN 0 , PMOS transistor MP 0 and the feedback resistor R F constitutes a low-impedance path, taking 915MHz as an example, the required inductance L 2 and the required compensation capacitor C C . image 3 C in C and figure 2 C in 2 are not equal, the following relationship exists:
[0040] C 2 =C ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 