Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Quick comparative method for integrated circuit domain data base

A technology of integrated circuits and databases, applied in the direction of electrical digital data processing, special data processing applications, instruments, etc., can solve the problems of complex implementation process and low efficiency

Inactive Publication Date: 2013-06-19
北京华大九天科技股份有限公司
View PDF2 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This is because their implementation process is very complicated. For example, the scan line algorithm needs to convert the polygon represented by the point column into the polygon represented by the non-vertical edge, and find the difference between the two layouts by scanning and analyzing the state change of the edge. After the scan is completed It is also not efficient to restore the edge representation to an easy-to-understand point-sequence representation and then output

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Quick comparative method for integrated circuit domain data base
  • Quick comparative method for integrated circuit domain data base
  • Quick comparative method for integrated circuit domain data base

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 2

[0041] still with figure 1 As an example, but using only one hash table A. The changes in the content of the hash table during the read-in process are as follows: image 3

[0042] When G5 is read, it is marked to only appear on the second layout. After deleting the common graphics G1 and G2, output the remaining graphics G3 and G5.

specific Embodiment approach 3

[0043] still with figure 1 As an example, but use 3 hash tables: hash tables A, B, and C respectively store graphics only from the first layout, graphics only from the second layout, and common graphics. After G1, G2, and G3 are read in, these three graphics are stored in hash table A, and hash tables B and C are empty. When reading into G4, move G1 from hash table A to hash table C. G5 inserts into hash table B. G6 is similar to G4. Finally, there is graph G3 in hash table A, graph G5 in B, and graphs G1 and G2 in C. Output graphs G3 and G5 in hash tables A and B.

specific Embodiment approach 4

[0044] In addition to comparing polygons, the present invention can also compare other geometric figures such as rectangles, circles, Paths (wires), and texts. Different types of geometry have different characteristics, but the comparison process is not substantially different from comparing polygons. For example, there is a text graphic represented by coordinates, character strings, font size, direction, etc. in the layout of the integrated circuit. The comparison of this text graphic can also use any one of the above-mentioned specific embodiments 1-3, compared with the polygon The main differences are:

[0045] (1) The calculation of the hash code depends on different features

[0046] The polygon calculates the hash code based on the number of vertices and the coordinates of each vertex. For text graphics, the hash code is calculated based on the coordinates, character strings, and font attributes of the text.

[0047] (2) Comparing whether the two graphics are the same...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a quick comparative method for integrated circuit domain data bases, and belongs to the technical field of integrated circuit computer aided design, in particular to the field of domain data base comparison (LVL) in a rear-end technological process of an integrated circuit. The quick comparative method for the integrated circuit domain data bases is mainly applied to a comparative tool of a super-large scale integrated circuit domain and is used for carrying out quick comparison of two integrated circuit domain data bases and reporting difference of the two integrated circuit domain data bases. The invention aims to provide the quick comparative method for the integrated circuit domain data bases. Geometric figures repeatedly appearing in the two data bases are recognized and eliminated automatically, and different elements are retained, so that comparison time is obviously shortened. The main achievement processes include that (1) the two domain data bases are read in sequentially, and the geometric figures are stored in a hash table; (2) shared figures of the two domain data bases are quickly deleted by means of the hash table; (3) the figures stored in the hash table are output.

Description

technical field [0001] The invention relates to a fast comparison method for layout databases of integrated circuits, and belongs to the technical field of computer-aided design of integrated circuits, especially the field of comparison (LVL) of layout databases in the back-end technological process of integrated circuit design. Background technique [0002] As the integration and scale of integrated circuits continue to increase, especially as the process continues to progress toward nanoscale, the verification required to run at each stage of integrated circuit design also increases accordingly, including design rule checking (DRC), integrated circuit layout Consistency check (LVS) with the schematic diagram, etc. IC layout-to-layout comparison (LVL), as a means to directly verify graphic differences between different versions, is widely used in the back-end process of IC design. The main application directions are: [0003] (1) The IC design engineer optimizes the layou...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F17/30
Inventor 王国庆王志明丁丰庆毛凌颖于士涛马海南戴斌华
Owner 北京华大九天科技股份有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products