Unlock instant, AI-driven research and patent intelligence for your innovation.

Multiply add accumulator

A multiplier-adder and multiplier technology, which is applied in the field of multiplier-adder with bit width configuration resources, can solve problems affecting performance, etc., and achieve the effect of improving computing speed, improving resource utilization, and high resource utilization

Active Publication Date: 2013-08-21
CAPITAL MICROELECTRONICS
View PDF3 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

This greatly affects the performance in the case of small bit width output

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multiply add accumulator
  • Multiply add accumulator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] The technical solutions of the present invention will be described in further detail below with reference to the accompanying drawings and embodiments.

[0022] The multiplier-adder (MAC IP) of the present invention can realize a first digit threshold (first digit), such as 18*18bit (including Below) with 40bit accumulation operation, can also realize 2 parallel second digit thresholds (second digit), such as 9*9bit (including below) and with 20bit accumulation operation, support signed or unsigned number.

[0023] In MAC IP, in order to save the area and improve the operation speed, the Modified Radix-4booth Multipliers algorithm is adopted. At the same time, when the partial product (Partial Product) is accumulated, the compression technique in the algorithm is fully utilized, and the compression task is assigned to two compressors. The parallel implementation of the processor improves the operation speed. In addition, on the same IP resource, one 18*18bit or two 9*...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a multiply add accumulator which comprises more than one auxiliary multiply add accumulators. The multiply add accumulator comprises two auxiliary multiply add accumulators, wherein each auxiliary multiply add accumulator particularly comprises a partial product generator, a partial product compressor and an accumulation compressor. The partial product generator is used for multiplying a multiplier smaller than a first-digit threshold value by a multiplicand smaller than the first-digit threshold value to obtain partial product data; the partial product compressor is used for compressing the partial product data to obtain partial product compression data; and the accumulation compressor is used for compressing data of partial products and accumulating addition data to obtain summation data. The multiply add accumulator can achieve one 18*18 bit or two parallel 9*9 bit multiplication, addition and accumulation operation, is high in resource utilization rate, improves the arithmetic speed in operating large bit-width data and improves resource utilization rate when operating small bit-width data.

Description

technical field [0001] The invention relates to a multiplier-adder, in particular to a multiplier-adder which can configure resources according to the bit width of an operand. Background technique [0002] With the improvement of FPGA chip capacity and the development of technology, many FPGAs are pre-designed and embedded with hardware multiplier-adder (MAC IP). If the user needs to implement multi-bit binary multiplication, addition or accumulation operations, in order to avoid occupying a large number of configurable logic and routing resources (PLB), it is often implemented by calling this hardware multiplier module (MAC IP). For example, if four 8*8bit multiplication and accumulation operations need to be implemented in parallel, the user can instantiate four MAC IP implementations in the code. This method is very good. Users don't have to worry about whether the MAC IP implementation is accurate, and it also saves a lot of configurable resources. However, when the ex...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F7/57
Inventor 王军宁邹丽娜朱建彰王强
Owner CAPITAL MICROELECTRONICS
PatSnap Eureka logo

PatSnap Eureka turns technology decisions into work you can execute. Powered by our Innovation Knowledge Graph, it runs expert workflows across engineering, life sciences, materials and intellectual property. Get your review-ready output in minutes.

X (Twitter)LinkedInYouTubeSubstack

© 2026 PatSnap. All rights reserved. 

Terms of Service

 | 

Privacy policy

 | 

Modern Slavery Act Transparency Statement