linear equalizer

Abstract

The invention discloses a linear equalizer which comprises a differential input pair pipe, a second resistor, a third MOS capacitor and a fourth MOS capacitor, wherein the differential input pair pipe is composed of a first MOS transistor and a second MOS transistor, the drain electrode of the first MOS transistor and the drain electrode of the second MOS transistor are respectively and sequentially connected with a first resistor and a first inductor in series, and the first resistors and the first inductors are required to produce a zero point higher than channel bandwidth. The two ends of the second resistor are connected with the source electrode of the first MOS transistor and the source electrode of the second MOS transistor respectively. The third MOS capacitor and the fourth MOS capacitor are composed of the MOS transistors connected through the source electrodes and the drain electrodes in a short circuit mode, a grid electrode of the third MOS capacitor and a grid electrode of the fourth MOS capacitor are connected with the source electrode of the first MOS transistor and the source electrode of the second MOS transistor respectively, and the second resistor, the third MOS capacitor and the fourth MOS capacitor are required to produce another zero point higher than the channel bandwidth. The linear equalizer can be used in high-speed serial transmission, the two zero points can be formed, low frequency small transmission gain and high frequency large transmission gain can be achieved, high frequency transmission gain can be greatly improved, and the balancing performance is improved.

Description

technical field [0001] The invention relates to a semiconductor integrated circuit, in particular to a linear equalizer. Background technique [0002] The continuous improvement in the performance of CMOS integrated circuits has made it possible to transmit signals at speeds up to several Gb / s on cables or substrates. However, data serial communications at several Gb / s speeds are limited by bandwidth. Bandwidth limitation is mainly due to dielectric loss, skin effect and impedance discontinuity of the transmission medium. In a bandwidth-limited channel, when the data rate exceeds the bandwidth, the received signal will be severely distorted due to inter-symbol interference (ISI). In the prior art, an equalizer is usually used in a receiver to compensate or reduce ISI. [0003] Choi et al. disclosed an equalizer in the article "A0.18-μmCMOS3.5-gb / scontinuous-timeadaptivecableequalizersingenhancedlow-frequencygaincontrolmethod". .419-425. Such as figure 1 Shown is a sche...

AI Technical Summary

Problems solved by technology

However, data serial communications at several Gb / s speeds are limited by bandwidth

The bandwidth limitation is mainly due to dielectric loss, skin effect and impedance discontinuity of the transmission medium

In a channel with limited bandwidth, when the data rate exceeds the bandwidth, the received signal will be severely distorted due to inter-symbol interference (ISI)

Images