Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Packaging-prior-to-etching chip-normally-bonded bump type three-dimensional system-level metal circuit board and process method thereof

A technology of sealing first and etching later, and metal wiring, applied to circuits, electrical components, electrical solid devices, etc., can solve problems that limit the functionality and application performance of metal lead frames

Active Publication Date: 2013-11-20
江阴芯智联电子科技有限公司
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0016] The purpose of the present invention is to overcome the above-mentioned shortcomings, and provide a three-dimensional system-level metal circuit board and a process method for sealing first and then etching chips, which can solve the problem that traditional metal lead frames cannot be embedded in objects and limit the functionality and performance of metal lead frames. application performance

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Packaging-prior-to-etching chip-normally-bonded bump type three-dimensional system-level metal circuit board and process method thereof
  • Packaging-prior-to-etching chip-normally-bonded bump type three-dimensional system-level metal circuit board and process method thereof
  • Packaging-prior-to-etching chip-normally-bonded bump type three-dimensional system-level metal circuit board and process method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0222] Example 1: single-layer circuit single-chip front-mounted single-turn pins (1)

[0223] see Figure 20 , the present invention is a three-dimensional system-level metal circuit board with bumps mounted on chips that are sealed first and etched later. Conductive pillars 4 are provided, and the front of the base island 2 is equipped with a chip 5 through a conductive or non-conductive adhesive substance, and the front of the chip 5 is connected to the front of the pin 3 by a metal wire 6. The base island 2, The peripheral areas of pins 3, conductive pillars 4, chips 5 and metal wires 6 are encapsulated with molding compound or epoxy resin 8, the molding compound or epoxy resin 8 is flush with the top of conductive pillars 4, and the metal substrate frame 1 , base island 2, pins 3 and conductive pillars 4 are provided with an anti-oxidation layer 7 on the surfaces exposed from the molding compound or epoxy resin 8, and metal balls 16 are arranged on the top of the conduct...

Embodiment 2

[0263] Embodiment 2: single-layer circuit single-chip front-mounted single-turn pins (2)

[0264] see Figure 43 , the present invention is a three-dimensional system-level metal circuit board with bumps mounted on chips that are sealed first and etched later. Conductive pillars 4 are provided, and the front of the base island 2 is equipped with a chip 5 through a conductive or non-conductive adhesive substance, and the front of the chip 5 is connected to the front of the pin 3 by a metal wire 6. The base island 2, The pin 3, the conductive pillar 4, the chip 5 and the peripheral area of ​​the metal wire 6 are encapsulated with a molding compound or epoxy resin 8, and the molding compound or epoxy resin 8 is flush with the top of the conductive pillar 4, and the base island 2 and the The back of the pin 3 is provided with a highly conductive metal layer 9, and the space between the highly conductive metal layer 9 and the highly conductive metal layer 9 is filled with green pa...

Embodiment 3

[0311] Embodiment 3: Multi-layer circuit single-chip front-mounted single-turn pins

[0312] see Figure 87 , the present invention is a three-dimensional system-level metal circuit board with bumps mounted on chips that are sealed first and etched later. Conductive pillars 4 are provided, and the front of the base island 2 is equipped with a chip 5 through a conductive or non-conductive adhesive substance, and the front of the chip 5 is connected to the front of the pin 3 by a metal wire 6. The base island 2, The peripheral areas of pins 3, conductive pillars 4, chips 5 and metal wires 6 are encapsulated with molding compound or epoxy resin 8, the molding compound or epoxy resin 8 is flush with the top of conductive pillars 4, and the metal substrate frame 1 , base island 2, pins 3 and conductive pillars 4 are provided with an anti-oxidation layer 7 on the surfaces exposed from the molding compound or epoxy resin 8, and metal balls 16 are arranged on the top of the conductiv...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a packaging-prior-to-etching chip-normally-bonded bump type three-dimensional system-level metal circuit board and a process method thereof. The metal circuit board structurally comprises a metal substrate frame (1), wherein pins (3) are arranged in the metal substrate frame (1); conductive columns (4) are arranged on the front surfaces of the pins (3); a chip (5) is normally bonded on the front surface of the metal substrate frame (1) or between each two pins (3); the front surfaces of the chips (5) and the pins (3) are connected through metal wires (6); molding compounds (8) are encapsulated in the peripheral areas of the pins (3), the conductive columns (4), the chips (5) and the metal wires (6); anti-oxidation layers (7) are arranged on the surfaces, exposed from the molding compounds (8), of the metal substrate frame (1), the pins (3) and the conductive columns (4); and metal balls (16) are arranged on the tops of the conductive columns (4). The packaging-prior-to-etching chip-normally-bonded bump type three-dimensional system-level metal circuit board and the process method thereof have the beneficial effect that the problem of limitation of the functionality and application performance of a metal lead frame caused by difficulty in embedding of an object into a conventional metal lead frame can be solved.

Description

technical field [0001] The invention relates to a three-dimensional system-level metal circuit board with bumps mounted on a chip before being etched first and a process method thereof, and belongs to the technical field of semiconductor packaging. Background technique [0002] The basic manufacturing process methods of traditional metal lead frames are as follows: [0003] 1. Take a metal sheet and use the technology of mechanical upper and lower tool punching to make punching from top to bottom or bottom to top in a longitudinal manner (see Figure 94 ), so that the lead frame can be formed in the metal sheet with the base island carrying the chip and the inner pins for signal transmission and the outer pins connected to the external PCB, and then the inner pins and / or some areas of the base island Metallization coating to form a real usable leadframe (see Figure 95 , 96 ); [0004] 2. Take a metal sheet and use chemical etching technology for exposure, development, wi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L21/48H01L21/56H01L23/495H01L23/31
CPCH01L2224/45147H01L2224/48091H01L2224/73265H01L2224/92247H01L2924/00014
Inventor 梁新夫梁志忠林煜斌王亚琴张友海
Owner 江阴芯智联电子科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products