Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

A device parameter optimization method for an integrated circuit

A technology of device parameters and integrated circuits, which is applied in the fields of electrical digital data processing, instruments, special data processing applications, etc., can solve the problems of time-consuming parasitic parameters, and difficulty in realizing the optimization and automation of integrated circuit device parameters.

Active Publication Date: 2016-05-04
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] In view of this, the present invention provides a device parameter optimization method for an integrated circuit, which aims to solve the problem that the acquisition of parasitic parameters in the process of device parameter optimization of an integrated circuit is too long due to the dependence on physical layout and parasitic parameter extraction tools, resulting in integration Difficult to realize automation of circuit device parameter optimization

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A device parameter optimization method for an integrated circuit
  • A device parameter optimization method for an integrated circuit
  • A device parameter optimization method for an integrated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0060] In order to make the above objects, features and advantages of the present invention more comprehensible, specific implementations of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0061] In the following description, a lot of specific details are set forth in order to fully understand the present invention, but the present invention can also be implemented in other ways different from those described here, and those skilled in the art can do it without departing from the meaning of the present invention. By analogy, the present invention is therefore not limited to the specific examples disclosed below.

[0062] see figure 2 . figure 2 It is a flowchart of a device parameter optimization method for an integrated circuit according to an embodiment of the present invention. The device parameter optimization method of the integrated circuit comprises the following steps:

[0063] S21. Extracting initial values...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method for optimizing a device parameter of an integrated circuit. The method for optimizing the device parameter of the integrated circuit comprises the steps that (A) the initial value of the parasitic parameter of the integrated circuit is extracted; (b) a first function is constructed according to the initial value of the device parameter and the initial value of the parasitic parameter, wherein the first function symbolizes the relation between the parasitic parameter value and the device parameter value; (C) the circuit parameter of the integrated circuit is determined according to the parasitic parameter value and the device parameter value, whether the circuit parameter meets predetermined requirements is judged, and the device parameter value is adjusted if the circuit parameter does not meet the predetermined requirements; (D) a calculating value of the parasitic parameter is obtained according to the adjusted device parameter value and the first function, and then the step (C) is executed. The method for optimizing the device parameter of the integrated circuit has the advantages that the defects, in the prior art, that a software tool needs to be used repeatedly to extract the parasitic parameter and a physical map needs to be adjusted repeatedly are overcome, the efficiency of optimizing of the device parameter of the integrated circuit is improved, and the automation of the optimizing of the device parameter of the integrated circuit can be achieved easily.

Description

technical field [0001] The invention relates to the technical field of integrated circuit design, in particular to a device parameter optimization method of an integrated circuit. Background technique [0002] The device parameter optimization of integrated circuits is an important and time-consuming stage in the design process of integrated circuits. The final actual electrical performance of integrated circuits depends not only on the device parameter values ​​of integrated circuits, but also on the parasitic effects of the device itself, the inter-device The parasitic effect of the connection itself, the parasitic effect of the connection itself, the parasitic effect between the connection, and the parasitic effect between the connection and the device. [0003] At present, the process flow of device parameter optimization methods for integrated circuits is as follows: figure 1 shown. Among them, the operation of extracting the parasitic parameters of the integrated cir...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F17/50
Inventor 吴玉平陈岚
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products