A double-edge d flip-flop based on n-type sabl logic

A double-edge, flip-flop technology, applied in electrical pulse generator circuits, pulse generation, electrical components, etc., can solve the problems that SABL logic circuits cannot directly use D flip-flops, and single-edge flip-flops do not have balanced power consumption. , to achieve the effect of constant power consumption and balanced power consumption

Inactive Publication Date: 2015-09-30
NINGBO UNIV
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In a single-edge trigger, the clock edge in one direction will become a redundant change, and its power consumption is redundant power consumption. Therefore, the power consumption of a single-edge trigger does not have balance characteristics, and SABL logic circuits cannot be directly used in traditional D flip-flop design

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A double-edge d flip-flop based on n-type sabl logic
  • A double-edge d flip-flop based on n-type sabl logic
  • A double-edge d flip-flop based on n-type sabl logic

Examples

Experimental program
Comparison scheme
Effect test

Embodiment

[0019] Example: such as Figure 4 As shown, a double-edge D flip-flop based on N-type SABL logic includes a first transmission gate T1, a second transmission gate T2, a third transmission gate T3, a fourth transmission gate T4, a fifth transmission gate T5, a sixth transmission gate Transmission gate T6 and two N-type SABL logic units, the two N-type SABL logic units are respectively the first N-type SABL logic unit and the second N-type SABL logic unit, the first N-type SABL logic unit and the second N-type SABL logic unit The logic unit respectively has a signal input terminal, a complementary signal input terminal, a signal output terminal, a complementary signal output terminal, a power signal input terminal, a first clock signal input terminal and a second clock signal input terminal, and the signal of the first N-type SABL logic unit The input terminal is connected to the signal input terminal of the second N-type SABL logic unit and its connection terminal is the signal...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a double-edge D flip-flop based on N type SABL logic. The double-edge D flip-flop comprises a first transmission gate, a second transmission gate, a third transmission gate, a fourth transmission gate, a fifth transmission gate, a sixth transmission gate and two N type SABL logical units. The double-edge D flip-flop has the advantages that the two N type SABL logical units and the six transmission gates are adopted for designing the double-edge D flip-flop, in the Cadence environment, by the adoption of a TSMC 0.13-micrometer CMOS technology, analog simulation is performed on the double-edge D flip-flop based on the N type SABL logic, an analog result shows that a circuit has a correct logical function, by analyzing power consumption curves of the double-edge D flip-flop based on the N type SABL logic, it can be known that in every clock period, the power consumption curves of the double-edge D flip-flop are the same, power consumption is constant, and the double-edge D flip-flop has a power balance characteristic and achieves the characteristic of resisting to bypass attacks.

Description

technical field [0001] The invention relates to a D flip-flop, in particular to a double-edge D flip-flop based on N-type SABL logic. Background technique [0002] Differential Power Analysis (DPA) attack was proposed by Kocher et al. in 1998. It relies on the correlation between the power consumption of the encryption hardware and the data it processes and the operations it performs during the encryption process. By monitoring the hardware in the The power consumption curve during the encryption process uses statistical methods and the experience of the attacker to analyze the collected information, so as to obtain data related to encrypted information, which poses a major threat to the security of existing cryptographic modules. Power balance technology can fundamentally solve the problem of power consumption leaking password information, and it is the preferred technology for defending against DPA attacks in recent years. The power balance technology adopts Hamming exten...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): H03K3/012H03K3/02
Inventor 张跃军汪鹏君蒋志迪李建瑞
Owner NINGBO UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products