Tri-valued, thermal-insulating and low-power adder unit and adder
An adder and low power consumption technology, applied in the field of adder, can solve problems such as complex circuit structure and huge power consumption
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0047] Table 1 shows the truth table of the three-value adder unit (that is, the full adder) circuit, where A and B represent the addend input signal and the augend input signal respectively, and C in Indicates the low-order carry input signal from the low-order, S and C out Respectively represent the sum output signal and the carry output signal.
[0048] Table 1 The truth table of a ternary adder unit
[0049]
[0050] The present invention combines "Design of a DTCTGAL circuit and its application" disclosed in the Chinese Journal of Semiconductors on the basis of analyzing Table 1 (authors: Wang Pengjun, Li Kunpeng, Mei Fengna) [Journal of Semiconductors, "DTCTGAL circuit design and its application 》, Wang Pengjun, Li Kunpeng, Mei Fengna], design a ternary adiabatic low power adder unit: first use the clock signal Control the NMOS transistor to sample each input signal (including the addend input signal, the augend input signal, the low-order carry input signal, the c...
Embodiment 2
[0064] A ternary adiabatic low-power-consumption adder composed of the ternary-value adiabatic low-power-consumption adder unit given in Embodiment 1, such as Figure 9 As shown, it includes a 4-bit ternary adiabatic low-power adder unit. The first ternary-value adiabatic low-power adder unit TAFA0 is used to input the input terminal 0 of the low-order carry input signal, that is, C in =0, the first three-value adiabatic low-power adder unit TAFA0 is used to input the input terminal of the complementary low-order carry input signal to access the clocked clock signal whose amplitude level corresponds to logic 2 which is The first three-value adiabatic low-power adder unit TAFA0 is used to output the signal output terminal C of the carry output signal 0 It is connected to the signal input end of the second ternary adiabatic low-power adder unit TAFA1 for inputting the low-order carry input signal, and the first ternary adiabatic low-power adder unit TAFA0 is used to output th...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com