Power-down memory method of power-down memory circuit and power-down memory circuit
A power-down memory circuit and power-down memory technology, applied in the circuit field, can solve problems such as short maintenance time, data loss, and inability to save working parameters for a long time, and achieve the effect of prolonging the discharge time and extending the time
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0019] It should be understood that the specific embodiments described here are only used to explain the present invention, not to limit the present invention.
[0020] The present invention provides a power-off memory method for a power-off memory circuit, please refer to figure 1 , which discloses an embodiment of the power-down memory method of the power-down memory circuit of the present invention, in this embodiment, the power-down memory method of the power-down memory circuit includes:
[0021] S1, set the power supply capacitor, which is used to supply power to the IC chip when the power-off memory circuit is powered off;
[0022] S2, a voltage detection capacitor is set, which is used for voltage detection by the IC chip when the power-off memory circuit is powered off;
[0023] S3. When the power-off memory circuit is powered off, the IC chip detects the voltage of the voltage detection capacitor and compares it with the set low power consumption voltage. When the I...
PUM

Abstract
Description
Claims
Application Information

- R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com