Heterogeneous multi-core processor based on ARM, DSP and FPGA and task scheduling method

A multi-core processor and heterogeneous technology, applied in the directions of multi-program device, program startup/switching, resource allocation, etc., can solve the problems of multi-core processors such as poor adaptability, poor resource control ability, and poor parallel processing ability, and achieve The effects of strong task processing ability, improved resource utilization and environmental adaptability

Inactive Publication Date: 2014-09-03
HARBIN INST OF TECH
View PDF3 Cites 29 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] The purpose of the present invention is to provide a heterogeneous multi-core processor and task scheduling method based on ARM, DSP and FPGA in order to solve the problems of poor adaptability to the environment, poor parallel processing capability and poor resource control capability of conventional multi-core processors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Heterogeneous multi-core processor based on ARM, DSP and FPGA and task scheduling method
  • Heterogeneous multi-core processor based on ARM, DSP and FPGA and task scheduling method
  • Heterogeneous multi-core processor based on ARM, DSP and FPGA and task scheduling method

Examples

Experimental program
Comparison scheme
Effect test

specific Embodiment approach 1

[0020] Specific implementation mode one: combine figure 1 with figure 2 Describe this embodiment mode, the heterogeneous multi-core processor based on ARM, DSP and FPGA described in this embodiment mode includes ARM, DSP, FPGA and peripheral interface, data transmission is carried out between described ARM, DSP and FPGA, and described peripheral The interface includes RS232 interface, CAN bus interface, SPI interface and USB interface. The ARM is used for transaction processing and system management and control, DSP is used to perform tasks containing a large number of calculations, and FPGA is used to restructure into a dedicated processing module And various I / O interfaces.

[0021] The heterogeneous multi-core processor based on ARM, DSP and FPGA described in this embodiment is designed for some complex environments, such as figure 1 As shown, based on three embedded processors ARM, DSP and FPGA, many commonly used IO interfaces, communication interfaces and human-comput...

specific Embodiment approach 2

[0042] Specific implementation mode two: combination image 3 This embodiment is described. This embodiment is a further limitation of the heterogeneous multi-core processor based on ARM, DSP and FPGA described in the first embodiment. In this embodiment, the FPGA is embedded with a software-implemented power supply module. The power supply module is used to control the power supply of ARM, DSP and FPGA.

[0043] This implementation mode focuses on optimization for the power consumption problem. In the overall platform, the power consumption is mainly composed of two parts: the power consumption of the interface module chip (such as USB, IIC, SDIO, etc.) and the processor core. Through experimental testing, in the heterogeneous multi-core processor based on ARM, DSP and FPGA described in the first embodiment, the energy consumed by the three processors accounts for the vast majority of the entire system. The power consumption of three processors can reduce the power consumpt...

specific Embodiment approach 3

[0044] Specific implementation mode three: combination figure 1 This embodiment is described. This embodiment is a further limitation of the heterogeneous multi-core processor based on ARM, DSP, and FPGA described in Embodiment 1. In this embodiment, the ARM, DSP, and FPGA are connected through serial interface for interconnection.

[0045] In this embodiment, when the load of each processor is relatively large and the amount of interactive data between each processor is small, the simplest serial interface interconnection can be selected, such as UART, SPI, etc., without wasting more The interface resources can achieve the purpose of communication.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a heterogeneous multi-core processor based on an ARM, a DSP and an FPGA and a task scheduling method, and relates to technologies of heterogeneous multi-core processors. The heterogeneous multi-core processor based on the ARM, the DSP and the FPGA aims to solve the problems that a conventional multi-core processor is poor in environmental adaptability, parallel processing capability and resource control capability. The heterogeneous multi-core processor based on the ARM, the DSP and the FPGA comprises the ARM, the DSP, the FPGA and peripheral interfaces, wherein data transmission is carried out among the ARM, the DSP and the FPGA, and the peripheral interfaces comprise the RS232 interface, the CAN bus interface, the SPI interface and the USB interface. An electricity supply module for software implementation is embedded in the FPGA and used for controlling electricity supply of the ARM, the DSP and the FPGA. According to the heterogeneous multi-core processor based on the ARM, the DSP and the FPGA and the task scheduling method, the different peripheral interfaces can be dynamically reconstructed in real time according to different interface requirements, and the resource utilization rate and the environmental adaptability are improved remarkably; software can be loaded into different processors, and parallel running of hardware is achieved truly. The heterogeneous multi-core processor based on the ARM, the DSP and the FPGA and the task scheduling method are suitable for an embedded application environment.

Description

technical field [0001] The invention relates to heterogeneous multi-core processor technology. Background technique [0002] With the development of integrated circuits, microprocessor technology has entered the deep submicron stage. Nowadays, the number of integrated circuits in the vast majority of processors active in the market has reached the order of 100 million, and the operating frequency of processors has also risen rapidly. But the ensuing problem is that the power consumption and heat generation are huge, which also determines that it is not suitable for the mobile environment. Therefore, many processor manufacturers are currently developing multi-core processors to achieve the purpose of reducing power consumption as much as possible while increasing processing speed. [0003] The multi-core processors used today can be divided into two types according to the types of internal processor cores: homogeneous multi-core processors and heterogeneous multi-core proce...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/48G06F9/50
Inventor 左德承张展薛利兴赖远志冯懿董剑刘宏伟罗丹彦舒燕君
Owner HARBIN INST OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap