Vertical npn device in bcd process and its manufacturing method

A vertical type and device technology, applied in semiconductor/solid-state device manufacturing, semiconductor devices, electrical components, etc., can solve problems affecting devices, narrowing the width of the base region 104, etc., and achieve the effect of reducing process costs
CN104681601BActive Publication Date: 2017-06-06SHANGHAI HUAHONG GRACE SEMICON MFG CORP
6 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN ยท China
Patent Type
Patents(China)
Current Assignee / Owner
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Publication Date
2017-06-06

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention discloses a vertical NPN device in a BCD process. An emitting region consists of a first N+ region and a second N- region, wherein the junction depth of the second N- region is greater than the junction depth of the first N+ region, in addition, the second N- region surrounds the peripheral side of the first N+ region, an embedded layer injection region is not formed right under the second N- region, and the junction depth of a base region positioned right under the second N- region does not expand towards the bottom through the low doping concentration of an embedded layer non-injection region. The invention also discloses a manufacturing method of the vertical NPN device in the BCD process. The second N-region of the device provided by the invention can carry out the transverse exhausting on the base region arranged at the bottom of the first N+ region, so that the BVEBO of the device can be improved. Through the arrangement of the embedded layer non-injection region of the device, the base region arranged right under the second N- region can expand towards the bottom, so that the influence of passing voltage reduction between CEs of the device due to the introduction of the second N- region can be reduced, and meanwhile, greater BVEBO and BVCEO can be obtained at the same time.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of semiconductor integrated circuit manufacturing, in particular to a vertical NPN device in the BCD process; the invention also relates to a method for manufacturing the vertical NPN device in the BCD process. Background technique

[0002] The BCD process is a process that can make bipolar transistors (bipolar), CMOS and DMOS devices on the same chip, such as figure 1 Shown is a schematic structural diagram of a vertical NPN device in an existing BCD process; the vertical NPN device in an existing BCD process includes:

[0003] A P-type silicon substrate 101 is formed with a highly doped N-type buried layer (NBL) 102 on the silicon substrate 101 . An N-type epitaxial layer is formed on the surface of the N-type buried layer 102, and the collector region 103 is composed of the N-type epitaxial layer. A field oxygen isolation layer 106 is formed on the surface of the N-type epitaxial layer, and an N-type sinking laye...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More