A system and method for downloading FPGA programs based on PCI or PCIe bus
A program downloading and bus technology, which is applied in the field of FPGA program downloading system, can solve problems such as huge labor costs, installation environment that does not allow personnel to enter, and system reliability decline
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
specific Embodiment approach 1
[0044] Specific embodiment one: a kind of FPGA program downloading system based on PCI / PCIe bus of the present embodiment comprises host computer, FPGA and EPCS configuration chip; The hardware structural block diagram of system is as follows figure 1 As shown in the figure, Altera's FPGA and EPCS Flash configuration chip are taken as examples to elaborate;
[0045] The host computer and the FPGA carry out data transmission through the PCI / PCIe bus; the host computer in this system is a computer; the FPGA includes a PCI / PCIe bus controller, an Avalon bus, an EPCS controller, and user-defined Development needs to be added by yourself, such as analog quantity acquisition function, switch quantity acquisition function, 1553B bus monitoring function, etc.);
[0046] The upper computer is connected to the PCI / PCIe bus controller through the PCI / PCIe bus, the PCI / PCIe bus controller is connected to the Avalon bus, the Avalon bus is connected to the user-defined functional components...
specific Embodiment approach 2
[0054] Specific implementation mode two: combination image 3 Describe this embodiment, a kind of FPGA program downloading method based on PCI / PCIe bus of this embodiment, specifically prepare according to the following steps:
[0055] Step 1. Start;
[0056] Step 2, using the fopen function of the C language to open the FPGA configuration file in the flash format to be downloaded and the NiosII project file in the flash format to be downloaded;
[0057] Step 3, convert the FPGA configuration file in flash format to be downloaded and the NiosII project file data in flash format to be downloaded into binary data and merge the two into a binary format file to obtain the merged binary format file;
[0058] Step 4, utilize the fread function of C language to read the binary format file after merging to computer memory;
[0059] Step 5, the host computer calls the alt_epcs_flash_write function in the Altera function library to control the EPCS controller in the FPGA to write the ...
specific Embodiment approach 3
[0069] Specific embodiment three: what this embodiment is different from specific embodiment two is: utilize the fopen function of C language in the described step 2 to open the FPGA configuration file of the flash format to be downloaded and the NiosII project file of the flash format to be downloaded; The process is:
[0070] In this design, because the program is to be downloaded to EPCS Flash, the selected program file to be downloaded must be a fixed file format suitable for the Flash device. This upper computer design uses the commonly used .flash format file, which can usually be developed using NiosII integration Tools in the software such as Flash Downloader (Flash Programmer) or command line window (ShellCommand) convert the FPGA configuration file in .sof format and the NiosII project file in .elf format to be downloaded into corresponding FPGA configuration files and NiosII project in flash format file, then utilize the fopen function of C language to open the FPGA...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com



