Technology mapping method of multipath selector based on FPGA

A technology of multiplexer and process mapping, which is applied in the field of process mapping of multiplexers, can solve problems such as occupation, and achieve the effects of saving occupation, reducing logic delay, chip efficiency and area optimization

Active Publication Date: 2016-04-27
CAPITAL MICROELECTRONICS
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

According to the process mapping method of the above six selectors, the logic needs 4 LUT4s to be realized. Therefore, based on the CMEM5

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Technology mapping method of multipath selector based on FPGA
  • Technology mapping method of multipath selector based on FPGA
  • Technology mapping method of multipath selector based on FPGA

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0023] The technical solutions of the present invention will be further described in detail below through the accompanying drawings and embodiments.

[0024] The methods in the following embodiments of the present invention are implemented based on CMEM5 or CMEM7FPGA devices. In order to better understand the technical solutions provided by the embodiments of the present invention, the logical structure of the CMEM5 / M7FPGA devices is first briefly described.

[0025] In the CMEM5 / M7FPGA architecture, the FPGA chip includes multiple logic elements (LogicElement, LE), each LE includes multiple logic areas (LogicParcel, LP), and each LP includes two four-input look-up tables LUT4, 1 One LUT4C (LUT4 with carry chain) and two registers.

[0026] figure 2 Is a schematic diagram of logical mapping of one of six selectors provided by an embodiment of the present invention; image 3 Based on figure 2 The provided logic map is a logic map of one of six selectors implemented in CMEM5 / M7FPGA ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to a technology mapping method of a multipath selector based on FPGA. The method is used for realizing a six-for-one selector in an LP, wherein the LP comprises two LUT4 and one LUT4C. The method comprises steps that, a third input signal and a fourth input signal are outputted through a first gating signal and a second gating signal in combination with the gating LUT4C, or a first input signal or a second input signal outputted by an output end of the first LUT4 connected with an LUT4C input end is outputted; gating of the second LUT4 is realized through the second gating signal to output a fifth input signal or a sixth input signal; the LUT4C and an output end of the second LUT4 are respectively connected with two input ends of a two-for-one selector; according to a third gating signal, gating of the two-for-one selector is realized to output the first input signal, or the second input signal, or the third input signal, or the fourth input signal, or the fifth input signal or the sixth input signal.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a method for process mapping of FPGA-based multiplexers. Background technique [0002] Field-Programmable Gate Array (Field-Programmable GateArray, FPGA) is a logic device with abundant hardware resources, powerful parallel processing capability and flexible reconfigurable capability. These features make FPGA more and more widely used in data processing, communication, network and many other fields. [0003] In FPGA application design, multiplexer (MUX) is a widely used general-purpose device. In the traditional process mapping method, the schematic diagram of the logic mapping of the six-choice selector based on the four-input look-up table (LUT4) can be as follows figure 1 shown. The first LUT4 gates the input signals i0 and i1, the second LUT4 gates the input signals i2 and i3, and the third LUT4 gates the input signals i4 and i5; The signal is connected to the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): H03K17/73
Inventor 耿嘉张云哲樊平刘明
Owner CAPITAL MICROELECTRONICS
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products