Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Design method for displaying starting-up schedule at Post stage of server

A design method and server technology, applied in the direction of instrumentation, calculation, electrical digital data processing, etc., can solve problems such as the inability to obtain the system startup progress and affect the user's operation experience, and achieve the goal of improving product competitiveness, simple and reliable solutions, and low cost Effect

Inactive Publication Date: 2016-07-20
LANGCHAO ELECTRONIC INFORMATION IND CO LTD
View PDF4 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

During this period of time, the user cannot see the display information, and the display is always in a state of no signal. If there is no auxiliary means, it is impossible to obtain the boot progress of the system, which will directly affect the user's operating experience.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Design method for displaying starting-up schedule at Post stage of server
  • Design method for displaying starting-up schedule at Post stage of server
  • Design method for displaying starting-up schedule at Post stage of server

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0031] Such as figure 1 As shown, a design method for displaying the boot progress in the server Post stage, the method applies the video overlay technology to the motherboard design in the server, and controls the MCU, OSD (on-screen display) chip and video overlay chip, each component They are interconnected through the bus, and the boot progress information is displayed on the display, among which:

[0032] 1) BMC (BaseManagementController, Baseboard Management Controller): Integrate the network card function, interconnect with the in-band south bridge chip, interact with the in-band and out-of-band system, obtain the system startup progress information, and send data to the MCU through the serial port; among them The south bridge chip is a part of the host system, interconnected with the BMC through the PCIE and LPC bus, and can send the boot information to the BMC in real time;

[0033] 2) MCU: Process the boot progress data sent by BMC, make the data into display data a...

Embodiment 2

[0037] On the basis of Embodiment 1, the MCU described in this embodiment has UART and I2C interface functions, and the UART interface is interconnected with the BMC in the server system to obtain system startup progress information, and the data is sent to the OSD chip through the I2C bus. Process the boot progress information and send it to the OSD for display signal conversion, and at the same time the MCU will send a video synchronization signal (HSYC\VSYC) to the OSD to control the position and size of the displayed image on the display.

Embodiment 3

[0039] On the basis of Embodiment 2, the system startup progress display in this embodiment is only before the system enters the display state in the post stage. When the system is turned on and enters the display state, the BMC will notify the MCU to turn off the OSD chip and cancel the system startup progress. show.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a design method for displaying a starting-up schedule at a Post stage of a server. The design method comprises the following steps: applying a video overlap technology to a main board design in the sever; enabling constituent parts to be mutually connected together through a bus by controlling an MCU, an OSD chip and a video overlap chip; and displaying starting-up schedule information on a display. According to the design method, the starting-up schedule can be displayed on a displace interface of the server in an overlap manner, so that a user conveniently and visually observes a system starting-up state on the display; and the implementation scheme is simple and reliable, the cost is relatively low, the user operation feeling can be greatly improved, and the product competitiveness is improved.

Description

technical field [0001] The invention relates to the technical field of computer system design, in particular to a design method for displaying startup progress in a server Post stage. Background technique [0002] During the boot process of the server, there is a process of power-on self-test, which we call the POST phase. In the POST phase, because the graphics card device has not been initialized, the system does not display signal output at this time. Due to the large number of CPUs and the large number of mounted memory and peripherals, the POST process will take a long time. During this period of time, the user cannot see the display information, and the display is always in a state of no signal. Without auxiliary means, it is impossible to obtain the boot progress of the system, which will directly affect the user's operating experience. Contents of the invention [0003] The technical problem to be solved in the present invention is: in order to solve the above pro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/32H04N21/431
CPCG06F11/328H04N21/4316
Inventor 叶丰华
Owner LANGCHAO ELECTRONIC INFORMATION IND CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com