Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-cycle non-pipeline CPU debugging method based on finite state machine

A finite state machine and debugging method technology, applied in the computer field, can solve problems such as complex circuits, large consumption, CPU operating status and efficiency impact, and achieve the effect of less additional circuits

Active Publication Date: 2020-01-03
UNIV OF SCI & TECH OF CHINA
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] In the process of processor design, a lot of manpower and material resources are often spent to verify the correctness of the CPU. Once a problem occurs, a reliable means is needed to locate the problem.
[0003] However, in the prior art, it is necessary to introduce more complex circuits when debugging a running CPU, and at the same time, it also has a certain impact on the running state and efficiency of the CPU

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-cycle non-pipeline CPU debugging method based on finite state machine
  • Multi-cycle non-pipeline CPU debugging method based on finite state machine
  • Multi-cycle non-pipeline CPU debugging method based on finite state machine

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0018] The technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0019] Such as figure 1 As shown, the steps for the CPU to process each instruction are instruction fetching, decoding, execution, memory access, and write-back in sequence; the jump between steps is realized by a finite state machine;

[0020] In the embodiment of the present invention, CPU debugging is realized by introducing register A and register B. At the same time, a decision state is inserted into the finite state machine, such as figure ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a finite state machine based multi-cycle non-flow line CPU debugging method. The method can suspend a CPU in the condition that operation sites of a CPU register bank, a program counter, a state register and other CPUs are not changed; in this state, the state of the CPU can be read, and then a debugging purpose can be achieved; and in addition, the method induces few additional circuits, and cannot affect the operation state and efficiency of the CPU in a normal working mode.

Description

technical field [0001] The invention relates to the technical field of computers, in particular to a multi-cycle non-pipeline CPU debugging method based on a finite state machine. Background technique [0002] In the processor design process, a lot of manpower and material resources are often spent to verify the correctness of the CPU. Once a problem occurs, a reliable means is needed to locate the problem. [0003] However, in the prior art, it is necessary to introduce relatively complex circuits when debugging a running CPU, and at the same time, it also has a certain impact on the running state and efficiency of the CPU. Contents of the invention [0004] The purpose of the present invention is to provide a multi-cycle non-pipeline CPU debugging method based on a finite state machine, which introduces fewer additional circuits, and does not affect the operating state and efficiency of the CPU in the normal operating mode of the CPU. [0005] The purpose of the present...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F11/22
CPCG06F11/2236G06F11/2273
Inventor 卢建良
Owner UNIV OF SCI & TECH OF CHINA
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com