Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

MOS-used adaptive body bias dynamic threshold generator

A body and threshold technology, applied in the field of MOS, which can solve the problems such as the increase of the maximum stable operating frequency of the chip, the low threshold of the MOS transistor, and the high leakage current.

Pending Publication Date: 2017-05-24
STMICROELECTRONICS (SHENZHEN) R&D CO LTD
View PDF9 Cites 4 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In some scenarios, the threshold of MOS transistors on the same IC may be higher, which results in a decrease in the maximum stable operating frequency and lower leakage current for that IC
In other scenarios, the threshold of MOS transistors on the same IC may be lower, which results in an increase in the maximum stable operating frequency for that chip, at the cost of higher leakage current

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • MOS-used adaptive body bias dynamic threshold generator
  • MOS-used adaptive body bias dynamic threshold generator
  • MOS-used adaptive body bias dynamic threshold generator

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] One or more embodiments are described below. These described embodiments are merely examples of implementation techniques as defined only by the appended claims. Furthermore, in order to provide a focused description, unrelated features of an actual implementation may not be described in this specification.

[0033] first reference figure 1 , the electronic device 100 is now described. The electronic device 100 is an integrated circuit and comprises two pairs of CMOS transistors T1 , T2 and T3 , T4 and a body bias circuit 101 for biasing the bodies of these transistors thereby setting their threshold voltages. It should be understood that transistor pairs T1 , T2 and T3 , T4 are so represented for simplicity, and that the electronic device 100 may have any number of transistor pairs Tn−1 , Tn. The body bias circuit 101 in the electronic device 100 may bias any number of CMOS transistors.

[0034] The body bias circuit 101 includes a PMOS threshold generator 102 and ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an MOS-used adaptive body bias dynamic threshold generator, which particularly relates to an electronic device. The electronic device comprises a transistor with a body and a body bias circuit, wherein the body bias circuit comprises a threshold estimation circuit for estimating a threshold voltage of the transistor and a comparison circuit for comparing the threshold voltage of the transistor and a reference threshold voltage and thus generating a comparison signal. A bias adjustment circuit generates a body bias voltage for biasing the body of the transistor according to the comparison signal, and the body bias voltage is a voltage for adjusting the threshold voltage to the reference threshold voltage when being applied to the body of the transistor.

Description

technical field [0001] The present disclosure relates to the field of MOS technology, and more particularly to adaptive biasing of the body of a CMOS transistor. Background technique [0002] The development of densely packed transistors in integrated circuits is desirable. One technology that has matured to allow tight packing of transistors together in integrated circuits (ICs) is deep submicron technology. However, the performance of different integrated circuits (ICs), even on the same wafer using the same manufacturing process, varies. [0003] In some scenarios, the threshold of MOS transistors on the same IC may be higher, which results in a decrease in the maximum stable operating frequency and lower leakage current for that IC. In other scenarios, MOS transistors on the same IC may have lower thresholds, resulting in an increase in the maximum stable operating frequency for that chip, at the expense of higher leakage currents. [0004] By fixedly biasing the body...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03K17/30
CPCH03K17/302H03K2217/0018G05F3/205G05F3/242H02M3/08
Inventor 陈敏刘文
Owner STMICROELECTRONICS (SHENZHEN) R&D CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products