Eureka AIR delivers breakthrough ideas for toughest innovation challenges, trusted by R&D personnel around the world.

A method for adjusting the threshold of a cmos device and a cmos device

A device and threshold technology, applied in semiconductor devices, electrical solid state devices, semiconductor/solid state device manufacturing, etc., can solve the problems affecting the uniformity of small-sized metal gate filling and threshold control effect, NMOS and PMOS related parasitic effects, PMOS metal gate To solve the problems of complex laminated structure, it can improve the effect of threshold control, improve filling uniformity, and improve the accuracy of threshold control.

Active Publication Date: 2019-11-12
INST OF MICROELECTRONICS CHINESE ACAD OF SCI
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The embodiment of the present application provides a method for adjusting the threshold of a CMOS device and a CMOS device, which solves the problem of the complex threshold adjustment process of CMOS devices in the prior art, the associated parasitic influence between NMOS and PMOS, the low accuracy of threshold control, and the low accuracy of PMOS metals. The gate stack structure is complex, which affects the filling uniformity and threshold control effect of small-sized metal gates

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A method for adjusting the threshold of a cmos device and a cmos device
  • A method for adjusting the threshold of a cmos device and a cmos device
  • A method for adjusting the threshold of a cmos device and a cmos device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0039] The embodiment of the present application provides a method for adjusting the threshold of a CMOS device and a CMOS device, which solves the problem of complex threshold adjustment process of CMOS devices in the prior art, the associated parasitic influence between NMOS and PMOS, low threshold control accuracy, and PMOS metal The gate stack structure is complex, which affects the filling uniformity and threshold control effect of small-sized metal gates.

[0040] The technical solution of the embodiment of the present application is to solve the above-mentioned technical problems, and the general idea is as follows:

[0041] A method of adjusting the threshold of a CMOS device, comprising:

[0042] providing a substrate, the substrate including an NMOS area and a PMOS area, the NMOS area includes a first fin and a second fin, and the PMOS area includes a third fin and a fourth fin;

[0043] depositing a first barrier layer;

[0044] performing local processing on the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention belongs to the technical field of a semiconductor and discloses a method for adjusting CMOS device threshold value and a CMOS device. The method comprises the following steps: providing a substrate; depositing a first barrier layer; enabling a first fin and a second fin to have different thickness of first barrier layers; forming a first work function layer in an NMOS region; forming a second work function layer in a PMOS region; and enabling a third fin and a fourth fin to have different thickness of second work function layers. The device comprises the substrate, the first barrier layer, the first work function layer and the second work function layer. The method solves the problems that CMOS device threshold value adjusting process is complex, association parasitic influence occurs easily between NMOS and PMOS, threshold control precision is low, a PMOS metal grid lamination structure is complex and small-size metal gate filling uniformity and threshold control effect are influenced in the prior art, and achieves the technical effects of small threshold modulation association influence between the NMOS and PMOS and simple metal grid lamination structure.

Description

technical field [0001] The invention relates to the technical field of semiconductors, in particular to a method for adjusting the threshold of a CMOS device and a CMOS device. Background technique [0002] The existing method for adjusting the threshold of CMOS devices is: first deposit a barrier layer on the metal gates of NMOS and PMOS, then adjust the thickness of the barrier layer, then first deposit a PMOS work function layer (PMOS WFL), and then change the thickness of the PMOS WFL to adjust the PMOS threshold; The NMOS work function layer (NMOS WFL) is then deposited, and the NMOS WFL adjusts the NMOS threshold in combination with the thickness change of the previous barrier layer. Because the NMOS threshold adjustment process in the existing method needs to be divided into two stages, the threshold adjustment process of the CMOS device is complex, and the associated parasitic influence between the NMOS and the PMOS is easy to occur, and the threshold control accurac...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/088H01L21/8234
CPCH01L21/823431H01L21/823456H01L27/0886
Inventor 叶甜春殷华湘张青竹赵超
Owner INST OF MICROELECTRONICS CHINESE ACAD OF SCI
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Eureka Blog
Learn More
PatSnap group products