Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Display panel and display device

A display panel and substrate technology, which is applied in the direction of instruments, semiconductor devices, electrical components, etc., can solve the problems of being susceptible to corrosion, abnormal display of the display panel, interruption of display panel working signal transmission, etc., to achieve good isolation effect and prevent poor display Effect

Active Publication Date: 2017-09-29
BOE TECH GRP CO LTD +1
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] In addition, some display panels are provided with signal lead-out lines for connecting the signal lines of the display panel. The ends of the signal lead-out lines are also exposed, so they are also susceptible to corrosion, resulting in interruption of the transmission of the display panel's working signals, resulting in abnormal display of the display panel.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Display panel and display device
  • Display panel and display device
  • Display panel and display device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0032] see Figure 4 The display panel provided by Embodiment 1 of the present application includes: a substrate 1, at least one signal lead-out line 2 arranged on the substrate 1, one end of the signal lead-out line 2 is exposed (such as Figure 4 shown in the dotted line box), and there is a disconnection on the signal lead-out line 2, the disconnection is connected through the heavily doped polysilicon 3, and the heavily doped polysilicon 3 is arranged between the substrate 1 and the signal lead-out line 2, and the signal lead-out A second insulating layer 4 is provided on the wire 2 , and a bonding PAD5 is provided on the second insulating layer 4 . The bonding PAD5 is connected to the non-exposed portion of the signal lead-out wire 2 through the second via hole 6 on the second insulating layer 4 . Preferably, the second insulating layer 4 has been planarized.

[0033] Since the signal lead-out line 2 is provided with a disconnection, the disconnection is connected throug...

Embodiment 2

[0045]The display panel provided in Embodiment 2 of the present application is similar to the display panel provided in Embodiment 1 of the present application, and the same parts will not be repeated here, and only the different parts will be described below.

[0046] see Figure 5 , in the display panel provided in Embodiment 2 of the present application, the heavily doped polysilicon 3 is disposed above the signal lead-out lines 2 .

[0047] Since the heavily doped polysilicon 3 is not adjacent to the substrate 1, the buffer layer 9 may not be provided in the display panel.

Embodiment 3

[0049] The display panel provided in the third embodiment of the present application is similar to the display panel provided in the first embodiment of the present application, and the same parts will not be repeated here, and only the different parts will be described below.

[0050] see Figure 6 , in the display panel provided in Embodiment 3 of the present application, the heavily doped polysilicon 3 is arranged in the same layer as the signal lead-out line 2, that is, the heavily-doped polysilicon 3 is arranged in the opening of the signal lead-out line 2 and connected to the signal lead-out line 2 Disconnected two-part connection.

[0051] Since the heavily doped polysilicon 3 and the signal lead-out lines 2 are arranged in the same layer, the first insulating layer 7 may not be provided in the display panel.

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a display panel and a display device. Poor display of the display panel caused by corrosion at the tail end of a signal outgoing line is prevented. The display panel provided by the invention comprises a base plate and at least one signal outgoing line arranged on the base plate, wherein one end of the signal outgoing line is exposed, and a disconnector is arranged on the signal outgoing line; and the disconnector is connected through heavily doped polycrystalline silicon.

Description

technical field [0001] The present application relates to the field of display technology, in particular to a display panel and a display device. Background technique [0002] In the production process of the display panel, the test line is usually set up to be connected to the display panel circuit to test the display panel. After the display panel test is completed, the test line needs to be cut off. The end of the part will be exposed at the cross-section, and the exposed signal lead-out line is susceptible to corrosion, and the corrosion will extend inward along the signal lead-out line until the binding area, or even the display area, causing the transmission of the display panel working signal to be interrupted , resulting in an abnormal display on the display panel. For example, if figure 1 As shown, after the test circuit is cut off, the display panel includes: a substrate 01, at least one signal lead-out line 02 arranged on the substrate 01, and one end of the sig...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L27/12H01L21/77
CPCH01L21/77H01L27/124G02F1/13458G02F1/1362
Inventor 樊浩原
Owner BOE TECH GRP CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com