Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and apparatus for processing hard memory error

A method for handling hard errors and a technology for hard errors, applied in the field of communications, can solve problems such as hard memory errors and inability to correct hard errors in memory, and achieve the effect of improving stability and avoiding program errors.

Inactive Publication Date: 2017-12-26
ZTE CORP
View PDF6 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] Embodiments of the present invention provide a method and device for processing memory hard errors, so as to at least solve the problem in the related art that the hard errors of the memory cannot be corrected without interrupting the business

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and apparatus for processing hard memory error
  • Method and apparatus for processing hard memory error
  • Method and apparatus for processing hard memory error

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0030] In this embodiment, a method for processing memory hard errors is provided, figure 1 is a flow chart of a method for processing memory hard errors according to an embodiment of the present invention, such as figure 1 As shown, the process includes the following steps:

[0031] Step S102, determining that a hard error occurs at the first address of the memory;

[0032] Step S104, performing error correction on the memory information in the first address, and storing the error-corrected memory information in a second address in the memory without fault;

[0033] Step S106, inserting a hardware breakpoint at the first address, wherein the hardware breakpoint is used to monitor whether the first address is accessed, and jump from an access instruction to the first address to an access instruction to the second address.

[0034]Through the above steps, firstly, it is determined that a hard error has occurred in the first address of the memory, and then the memory informati...

Embodiment 2

[0055] This embodiment also provides a memory hard error processing device, which is used to implement the above embodiments and preferred implementation modes, and what has already been described will not be repeated. As used below, the term "module" may be a combination of software and / or hardware that realizes a predetermined function. Although the devices described in the following embodiments are preferably implemented in software, implementations in hardware, or a combination of software and hardware are also possible and contemplated.

[0056] figure 2 is a structural block diagram of a memory hard error processing device according to an embodiment of the present invention, such as figure 2 As shown, the device includes:

[0057] A determining module 20, configured to determine that a hard error fault occurs at the first address of the memory;

[0058] The error correction module 22 is used to correct the memory information in the first address, and store the corre...

Embodiment 3

[0072] This embodiment relates to a method for ensuring the normal operation of the system under the premise of ensuring that the system does not restart when unrecoverable hardware damage occurs in the storage unit in the memory particle in the embedded system.

[0073] This embodiment provides a method and device: when an uncorrectable hard error occurs in the memory of the embedded system, the system can continue to operate normally without restarting the system, which can significantly improve the market application of data communication products. stability.

[0074]In the embedded CPU architecture of the related technology, the memory controller supports ECC verification and error correction capabilities. As long as the memory we use also supports the ECC verification function, an ECC interrupt can be reported to the CPU when an error occurs in the memory. After an ECC error occurs, the error address is given in the ECC error capture address register. At this time, the o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a method and apparatus for processing a hard memory error. The method comprises determining if a hard error fault occurs in a first address of a memory, performing error correction on memory information in the first address, storing the memory information subjected to error correction in a second address of the memory, and inserting a hardware breakpoint into the first address, wherein the hardware breakpoint is used for monitoring whether the first address is accessed and switching from the access instruction to the first address into the access instruction to the second address. The method and apparatus solve the problem that the prior art cannot carry out correction on the hard memory error without interrupting the service.

Description

technical field [0001] The present invention relates to the communication field, in particular to a processing method and device for memory hard errors. Background technique [0002] In any computer system, the memory is in a key position. During the operation of the system, various data are stored and even the program itself is stored in the memory. If an error occurs in the memory during the running of the program, it will cause the program to go wrong, or cause the system to crash. Therefore, it is very important to ensure the stability of memory operation. The memory entity of a system is generally composed of several memory granules, and there are several storage units in the granule, and each unit stores one bit of data. When there is an error in the memory, it may be 1 bit, or it may be multiple bits. Memory errors are generally divided into soft errors and hard errors according to their causes. Soft errors occur randomly. For example, factors such as sudden elect...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C29/42
CPCG11C29/42G06F11/16
Inventor 张晔
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com