Unlock instant, AI-driven research and patent intelligence for your innovation.

CPLD/FPGA input reset information signal preprocessing circuit and method

A preprocessing circuit and reset signal technology, which is applied in the computer field, can solve the problems of CPLD/FPGA input reset information numbers being unstable and unable to be accurately collected, so as to achieve the effect of stable capture and guaranteed stability

Inactive Publication Date: 2018-01-09
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF3 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] The purpose of the present invention is to provide a CPLD / FPGA input reset information number preprocessing circuit and method, which is used to solve the problem that the CPLD / FPGA input reset information number is unstable and cannot be accurately collected

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • CPLD/FPGA input reset information signal preprocessing circuit and method
  • CPLD/FPGA input reset information signal preprocessing circuit and method
  • CPLD/FPGA input reset information signal preprocessing circuit and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] In order to clearly illustrate the technical features of this solution, the present invention will be described in detail below through specific implementation modes and in conjunction with the accompanying drawings. The following disclosure provides many different embodiments or examples for implementing different structures of the present invention. To simplify the disclosure of the present invention, components and arrangements of specific examples are described below. Furthermore, the present invention may repeat reference numerals and / or letters in different instances. This repetition is for the purpose of simplicity and clarity and does not in itself indicate a relationship between the various embodiments and / or arrangements discussed. It should be noted that components illustrated in the figures are not necessarily drawn to scale. Descriptions of well-known components and processing techniques and processes are omitted herein to avoid unnecessarily limiting the...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a CPLD / FPGA input reset information signal preprocessing circuit and method. The preprocessing circuit comprises an asynchronous reset circuit and a double-jump circuit, wherein the asynchronous reset circuit is used for obtaining reset signals and conducting asynchronous reset processing on the reset signals, the double-jump circuit is used for stabilizing the reset signals and conducting two-stage register processing on the reset signals. The method comprises the steps that the reset signals are transmitted to the asynchronous reset circuit, and asynchronous reset processing is conducted on the reset signals; the double-jump circuit is utilized to conduct two-stage register processing on the reset signals. By adopting the CPLD / FPGA input reset information signal preprocessing circuit and the method, the stability of inputting reset signals of a CPLD / FPGA is ensured.

Description

technical field [0001] The invention relates to the technical field of computers, in particular to a CPLD / FPGA input reset information number preprocessing circuit and method. Background technique [0002] As CPLD / FPGA (CPLD: Complex Programmable Logic Device, complex programmable logic device; FPGA: Field Programmable GATE Array, Field Programmable Gate Array) is more and more widely used, in order to achieve its optimal performance, the reliability of CPLD / FPGA More and more attention has been paid to the permanent design, among which the reset signal is a key factor affecting the stability of CPLD / FPGA. [0003] In most current CPLD / FPGA application fields, such as server design, whether it is a reset signal sent from BMC (Baseboard Management Controller, baseboard management controller) or a global reset signal sent from PCH (PlatformController Hub, platform control node), These reset signals are directly used as input signals of CPLD / FPGA and participate in logic opera...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F1/24
Inventor 季冬冬
Owner ZHENGZHOU YUNHAI INFORMATION TECH CO LTD