Unlock instant, AI-driven research and patent intelligence for your innovation.
Method for debugging server power supply through Debug card
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A server and power supply technology, applied in the field of server power supply testing, can solve problems such as taking a long time, affecting the efficiency of server testing and debugging, and measuring difficulties
Inactive Publication Date: 2018-07-24
ZHENGZHOU YUNHAI INFORMATION TECH CO LTD
View PDF3 Cites 0 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
However, with more and more server hardware and higher performance, the structure of the server is also becoming more and more complex. The problem caused by this is that when the power supply of the server motherboard is abnormal, it takes a long time to measure the power supply points one by one. short circuit risk, which greatly affects the efficiency of server testing and debugging
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment 1
[0031] attached figure 2 Shown is Embodiment 1 of the present invention.
[0032] 1. The CPLD on the main board of the server obtains important signals in the power-on sequence of the main board. These signals include the DSW_PWROK signal sent by the PCH (Platform Controller Hub, platform management center south bridge), the platform reset signal, and each VR (VoltageRegulator, voltageregulator ) Power Good signal, etc., the status of these signals will be saved in the register of CPLD.
[0033] 2. Set a set of I2C (Inter-Integrated Circuit, two-wire serial bus) signals on the CPLD to the header1 on the motherboard. This header1 is in the form of 4pins, including clock lines, data lines, GND lines and power supply for the Debug card. power line.
[0034] 3. The Debug card is connected to the Debug header on the motherboard through a cable. The header2 with the same definition as header1 is set on the Debug card, and header1 and header2 are connected through a cable. The...
Embodiment 2
[0041] attached image 3 Shown is the second embodiment of the present invention. Compared with embodiment one, embodiment two is that the FPGA on the Debug board is replaced by a general decoding compiler with an I2C interface, and the nixie tube is replaced by 8 light-emitting diodes, which can reduce the cost of the board; On the other hand, changing the display unit from a 14-wire to an 8-wire connection makes compiling easier. The 8 light-emitting diodes can be read by 8421 codes, and the effect is the same as that of the digital tube, but it needs to be read by 8421 codes. For example, the light on means 1, the light off means 0, and the states of the 8 lights are off, off, off, off, on, off, on, off, on, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, off, 0000, 0101, 8421 The reading is 05, and it can be judged from Table 1 that the corresponding P3V3_PG has question...
example 2
[0042] The entire working process of the second example is the same as that of the first example.
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
PUM
Login to View More
Abstract
The invention discloses a method for debugging a server power supply through a Debug card. The method comprises the steps that the motherboard of a server is connected with the Debug card, and a CPLDon the motherboard receives each important signal in an electrical sequence; an FPGA on the Debug card acquires state information in the CPLD through an I2C signal and decodes and compiles the acquired information; and finally the power supply state information of the motherboard is displayed through an external display device connected with the FPGA. The FPGA can be replaced with a decoding compiler with an I2C interface. Through the Debug debugging card, a failed power supply can be quickly and conveniently located, and the debugging efficiency is greatly improved.
Description
technical field [0001] The invention relates to the field of server power supply testing, in particular to a method for debugging server power supply through a Debug card. Background technique [0002] Most of the early servers have one or two CPUs (Central Processing Unit, central processing unit), which can perform fewer functions, so the power supply on the server motherboard is also relatively small. When an abnormal power supply occurs on the server motherboard, you can use a multimeter Measure one by one to find out which power supply point has the problem. However, with more and more server hardware and higher performance, the structure of the server is also becoming more and more complex. The problem caused by this is that when the power supply of the server motherboard is abnormal, it takes a long time to measure the power supply points one by one. Short circuit risk, which greatly affects the efficiency of server testing and debugging. [0003] In view of the ab...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.
Login to View More 
Login to View More