Unlock instant, AI-driven research and patent intelligence for your innovation.

Anti-power consumption analysis circuit and method of encryption chip

A technology for analyzing circuits and cryptographic chips, which is applied in the field of anti-power analysis circuits, can solve the problems of increasing hardware complexity, resisting power consumption attacks, insufficient security, and high cost, and achieves strong anti-power consumption analysis attack capabilities and hardware Simple structure and improved safety

Active Publication Date: 2020-04-07
BEIJING SMARTCHIP MICROELECTRONICS TECH COMPANY +3
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The algorithm-level anti-attack scheme does not consider security issues from the circuit layer, and the security provided is not high enough to effectively resist the attacks of high-order differential power analysis technology
[0006] Circuit-level anti-power consumption analysis attack: This protection method does not change the intermediate calculation results but only changes the power consumption of the cryptographic module, making the power consumption constant or randomized, so that the power consumption of the cryptographic module and the intermediate calculation results are independent of each other, and the attacker cannot Get the correlation between power consumption and key
This method is at the cost of increasing the complexity of the hardware in exchange for resistance to power consumption attacks, which requires an expensive price

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Anti-power consumption analysis circuit and method of encryption chip
  • Anti-power consumption analysis circuit and method of encryption chip

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The specific embodiments of the present invention will be described in detail below in conjunction with the accompanying drawings, but it should be understood that the protection scope of the present invention is not limited by the specific embodiments.

[0024] Unless expressly stated otherwise, throughout the specification and claims, the term "comprise" or variations thereof such as "includes" or "includes" and the like will be understood to include the stated elements or constituents, and not Other elements or other components are not excluded.

[0025] The invention provides an anti-power consumption analysis circuit and method of a cryptographic chip, the hardware structure is simple, and the anti-power consumption analysis attack capability is strong.

[0026] figure 1 It is a block diagram of the anti-power consumption analysis circuit of the cryptographic chip according to an embodiment of the present invention. figure 1 As shown, the anti-power consumption a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a power consumption analysis resistance circuit for a cryptographic chip. The circuit comprises a power module and a power consumption compensation module, wherein the power module is used for carrying out voltage stabilization on the input voltage VCC (Volt Current Condenser) of the power consumption analysis resistance circuit and providing stable voltage for the internaloperating circuit of the cryptographic chip; the power consumption compensation module is used for detecting the power consumption change of the power module and generating one path of current opposite to the power consumption change of the power module to enable the sum of the current value of the current opposite to the power consumption change of the power module and the current value of the power module to be a constant current value irrelevant to the operating state of the internal operating circuit; and on the basis of the constant current value, a power consumption analysis attack is assisted. The power consumption analysis resistance circuit for the cryptographic chip is simple in hardware implementation and high in power consumption analysis attack resistance ability, cost is greatly reduced, and the safety of the cryptographic chip is improved.

Description

technical field [0001] The invention relates to the field of chip design, in particular to an anti-power consumption analysis circuit and method of a cryptographic chip. Background technique [0002] The encryption chip has the characteristics of portability and security, and is widely used in the fields of secure payment on the network, financial payment, and security control of network connections. With the continuous development of methods of attacking cryptographic chips, especially in recent years, many new technologies for attacking cryptographic chips have been publicly published, and the security of cryptographic chips is facing great challenges. [0003] Among these attack techniques, the differential power analysis attack is a very effective energy attack method, which mainly uses statistical methods to extract information related to the key. Successful attacks have been widely reported. And the requirements for the professional technical level of the attacker's ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F21/55
Inventor 李振国何洋胡毅杨小坤王博龙刘效禹赵东艳王于波张海峰唐晓柯原义栋
Owner BEIJING SMARTCHIP MICROELECTRONICS TECH COMPANY