Channel simulator based on FPGA (Field Programmable Gate Array) and simulation method thereof

A channel simulation and analog signal technology, which is applied in transmission monitoring, electrical components, transmission systems, etc., can solve problems such as hardware resource consumption in analog channel scenarios and 4G communication system simulation requirements, and achieve a clear and reasonable overall design structure , high reliability effect

Inactive Publication Date: 2018-11-13
VI SERVICE NETWORK +1
View PDF10 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In the existing papers, most of the channel simulators designed by scholars have a simple structure, and most of them are designed based on an FPGA board or a DSP chip, which often cannot meet the consumption of hardware resources required by the simulated channel scene.
Moreover, many scholars design corresponding channel simulators according to the specific channel they want to simulate, so they can only simulate a specific channel scenario, but cannot meet all the channel simulation requirements of the existing 4G communication system (such as: LTE system The MIMO communication system that can provide up to 8 transmissions and 8 receptions)

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Channel simulator based on FPGA (Field Programmable Gate Array) and simulation method thereof
  • Channel simulator based on FPGA (Field Programmable Gate Array) and simulation method thereof
  • Channel simulator based on FPGA (Field Programmable Gate Array) and simulation method thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] The present invention will be described in further detail below in conjunction with the accompanying drawings and embodiments.

[0029] refer to figure 1 A channel emulator based on FPGA of the present invention includes host U1, baseband and intermediate frequency subsystem U2, radio frequency subsystem U3, clock and trigger subsystem U4, and power management subsystem U5; host U1 respectively through different Ethernet interfaces It is connected with baseband and intermediate frequency subsystem U2, radio frequency subsystem U3, clock and trigger subsystem U4; clock and trigger subsystem U4 is also connected with baseband and intermediate frequency subsystem U2, radio frequency subsystem U3; baseband and intermediate frequency subsystem U2 is connected with radio frequency The subsystem U3 is connected; the host U1, baseband and intermediate frequency subsystem U2, radio frequency subsystem U3, clock and trigger subsystem U4 are all connected to the power management s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a channel simulator based on a FPGA (Field Programmable Gate Array) and a simulation method thereof. The channel simulator comprises a host, a baseband and intermediate-frequency subsystem, a radio frequency subsystem, a clock and trigger subsystem and a power management subsystem, wherein the host is connected with the baseband and intermediate-frequency subsystem, the radio frequency subsystem and the clock and trigger subsystem through different Ethernet interfaces respectively; the clock and trigger subsystem is also connected with the baseband and intermediate-frequency subsystem and the radio frequency subsystem; the baseband and intermediate-frequency subsystem is connected with the radio frequency subsystem; and the host, the baseband and intermediate-frequency subsystem, the radio frequency subsystem and the clock and trigger subsystem are all connected with the power management subsystem. The invention also relates to a simulation method of a channel simulator based on the FPGA. Four FPGAs are interconnected through an Aurora bus at a high speed, and each FPGA can provide input and output interfaces of two channels, so that channel simulation of eight transmitters and eight receivers can be realized to the maximum extent, and the maximum simulation demand of an existing MIMO (Multiple Input Multiple Output) system can be met.

Description

technical field [0001] The invention relates to the technical field of wireless communication, in particular to an FPGA-based channel simulator and a simulation method thereof. Background technique [0002] In order to verify the performance of communication equipment, it is usually necessary to test the communication equipment in a channel environment close to the actual transmission characteristics. The commonly used methods are field test method and tester method. Although the field test method has high reliability of the test results, it requires a lot of manpower and material resources, and the cost is high; the channel simulator used in the tester method can realize the simulation of the channel environment and facilitate the testing of equipment performance, but it is expensive and technically The monopoly is in the hands of several well-known foreign instrument companies. At present, there is no domestic production company of channel simulators with independent pro...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H04B17/391
CPCH04B17/3912
Inventor 何怡刚吴裕庭程彤彤黄源隋永波李兵尹柏强史露强邵晖
Owner VI SERVICE NETWORK
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products