Shift register units, drive method thereof, gate driver circuits and display device

A shift register and circuit technology, applied in the fields of shift register units and driving methods, gate drive circuits, and display devices, can solve problems such as increased power consumption of products and extra power consumption generated by shift register units.

CN109616048AActive Publication Date: 2019-04-12CHONGQING BOE OPTOELECTRONICS +1
7 Cites 2 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
Publication Date
2019-04-12

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The invention provides shift register units, a drive method thereof, gate driver circuits and a display device, relates to the technical field of display and is used for solving the problem that a GOA(Gate Driver on Array) generates additional power consumption. A shift register unit comprises a first pull-down control subcircuit which is configured to transmit a signal of a reset signal end to an energy storage subcircuit and a selection node; a second pull-down control subcircuit which is configured to transmit the signal of a first voltage end to the energy storage subcircuit and the selection node under the control of a pull-up node; the energy storage subcircuit which is configured to store the signal transmitted to the energy storage subcircuit and transmit the signal stored in theenergy storage subcircuit to the selection node; a first pull-down subcircuit which is configured to transmit the signal of the first voltage end to the pull-up node and a signal output end; a secondpull-down subcircuit which is configured to transmit the signal of the first voltage end to the pull-up node and the signal output end; and an output subcircuit which is configured to transmit the signal of a clock signal end to the signal output end.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the field of display technology, in particular to a shift register unit, a driving method, a gate driving circuit, and a display device. Background technique

[0002] In recent years, the development of displays has shown a trend of high integration and low cost. One of the very important technologies is the mass production of GOA (Gate Driver on Array, integrated gate drive circuit) technology. The GOA technology is used to integrate the gate drive circuit on the array substrate of the display panel, so that the part of the gate drive integrated circuit can be saved, so as to reduce the product cost in terms of material cost and manufacturing process. The gate switch circuit integrated on the array substrate using the GOA technology is also called a GOA circuit or a shift register circuit, wherein each shift register unit in the gate switch circuit is also called a GOA unit.

[0003] GOA units provided in the prior art, such...

Examples

Embodiment 1

[0100] Such as Figure 6 and Figure 9 As shown, the first pull-down control sub-circuit 10 includes a first transistor M1; the gate of the first transistor M1 is connected to the reset signal terminal RESET, the first pole of the first transistor M1 is connected to the reset signal terminal RESET, and the first electrode of the first transistor M1 is connected to the reset signal terminal RESET. The two poles are connected between the energy storage sub-circuit 30 and the selection node A.

[0101] The second pull-down control sub-circuit 20 includes a second transistor M2; the gate of the second transistor M2 is connected to the pull-up node PU, the first pole of the second transistor M2 is connected to the energy storage sub-circuit 30 and the selection node A, and the gate of the second transistor M2 is connected to the pull-up node PU. The second pole is connected to the first voltage terminal V1.

[0102] The energy storage sub-circuit 30 includes a first capacitor C1,...

Embodiment 2

[0119] Such as Figure 7 and Figure 10 As shown, the first pull-down control sub-circuit 10 includes a first transistor M1; the gate of the first transistor M1 is connected to the reset signal terminal RESET, the first pole of the first transistor M1 is connected to the reset signal terminal RESET, and the first electrode of the first transistor M1 is connected to the reset signal terminal RESET. The two poles are connected between the energy storage sub-circuit 30 and the selection node A.

[0120] The second pull-down control sub-circuit 20 includes a second transistor M2; the gate of the second transistor M2 is connected to the pull-up node PU, the first pole of the second transistor M2 is connected to the energy storage sub-circuit 30 and the selection node A, and the gate of the second transistor M2 is connected to the pull-up node PU. The second pole is connected to the first voltage terminal V1.

[0121] The energy storage sub-circuit 30 includes a first capacitor C1...