Battery protection chip packaging structure
A chip packaging and chip protection technology, applied in circuits, electrical components, electrical solid devices, etc., can solve the problems of large packaging area, inability to take into account the miniaturization of packaging and low packaging internal resistance, and achieve low packaging internal resistance and packaging area. Minimization, low package miniaturization effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0028] Embodiments of the invention are described in detail below, examples of which are illustrated in the accompanying drawings. The embodiments described below by referring to the figures are exemplary and are intended to explain the present invention and should not be construed as limiting the present invention.
[0029] Such as image 3 As shown, Embodiment 1 of the present invention provides a battery protection chip packaging structure, including: a chip package 360, the chip package encapsulates one or more small-size chips 340; a large-size chip 350, the large-size chip On the chip package 360, a stacked structure is formed; a metal block 370, one end of which is embedded in the chip package 360, is connected to the chip package, and the other end protrudes from the upper surface 361 of the chip package, and is connected to the chip package. The lower surface 351 of the large-sized chip is electrically connected. The chip package 360 includes packaging glue 362 an...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


