Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Multi-core processor synchronization method based on delay fence synchronization operation instruction

A technology of multi-core processors and core processors, applied in the direction of concurrent instruction execution, electrical digital data processing, instruments, etc., can solve the problems of cost, physical distance, etc., and achieve the goal of reducing synchronization overhead, improving efficiency, and reducing barrier synchronization operations Effect

Active Publication Date: 2019-08-20
NAT UNIV OF DEFENSE TECH
View PDF5 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, in a multi-core processor, the physical distance between the cores is often far away, causing the state of one core to be updated to be perceived by other cores, which usually takes several or even a dozen clock cycles

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core processor synchronization method based on delay fence synchronization operation instruction
  • Multi-core processor synchronization method based on delay fence synchronization operation instruction
  • Multi-core processor synchronization method based on delay fence synchronization operation instruction

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0025] The present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0026] A kind of multi-core processor synchronization method based on delay barrier synchronous operation instruction of the present invention is: all participating core processors send the signal that this core processor has reached synchronization at the "synchronization arrival station", and confirm participation at the "synchronization checkpoint" Whether all the other core processors of the barrier synchronization arrive; if so, the core processor continues to execute, otherwise it enters the waiting state until the signal sent by the last arriving core processor is checked by the core processor.

[0027] In a processor containing multiple cores, the cores participating in the synchronization are synchronized by executing a special synchronization operation instruction (including but not limited to synchronous branches, synchronou...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a multi-core processor synchronization method based on a delay fence synchronization operation instruction, and the method comprises the steps: enabling all participating coreprocessors to send out a synchronization arrival signal of the core processor at a synchronization arrival station, and confirming whether other core processors participating in the fence synchronization all arrive at a synchronization inspection station; and if yes, enabling the core processor to continue to execute, otherwise, enabling the core processor to enter a waiting state until the last arrived signal sent by the core processor is checked by the core processor. The synchronous arrival station is a pipeline station where the synchronous arrival station is located in a self-synchronousstate updating mode; the synchronous check station is a pipeline station where the synchronous state of other cores is inquired, and when the synchronous check station and the synchronous arrival station are not the same pipeline station, the non-adjacent synchronization mode is delay synchronization. The method has the advantages that the method is realized based on any instruction type, extra fence synchronization operation can be reduced, and the transaction synchronization efficiency is improved.

Description

technical field [0001] The invention mainly relates to the field of microprocessors, in particular to a multi-core processor synchronization method with a delay fence synchronization operation instruction. Background technique [0002] In modern processors, an instruction usually needs to go through multiple pipeline stations from acquisition to execution, such as instruction address generation, instruction memory access, instruction issuance, decoding, and multiple (1-N) execution stations. [0003] Fence synchronization is an operation often involved in multi-core processing, which guarantees the order of transaction processing between multiple cores. The implementation of fence synchronization uses Load / Store type instructions to operate memory or memory-mapped registers. For example, some processors provide atomic operation instructions, and these atomic operation instructions operate on memory to construct fence synchronization operations; there are also some processors...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/38
CPCG06F9/3869G06F9/3885
Inventor 万江华陈虎汪东
Owner NAT UNIV OF DEFENSE TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products