Method and system for quickly verifying IP prototype of FPGA platform

A verification method and verification system technology, applied in FPGA platform IP prototype rapid verification method and system field, can solve problems such as low efficiency, difficult debugging, high error rate, etc., achieve less logic, save early work, and reusability strong effect

Pending Publication Date: 2020-05-01
大唐半导体科技有限公司
View PDF8 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0014] In view of this, the present invention provides a method and system for rapid verification of an FPGA platform IP prototype. The method separates the debugging upper part and the IP lower part into two separate parts, which

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for quickly verifying IP prototype of FPGA platform
  • Method and system for quickly verifying IP prototype of FPGA platform
  • Method and system for quickly verifying IP prototype of FPGA platform

Examples

Experimental program
Comparison scheme
Effect test

Example Embodiment

[0040] The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only a part of the embodiments of the present invention, but not all of the embodiments. Based on the embodiments of the present invention, all other embodiments obtained by those of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.

[0041] On the one hand, see appendix figure 2 , an embodiment of the present invention discloses a rapid verification method for an IP prototype of an FPGA platform, the method comprising the following steps:

[0042] S1: Separate the debugging upper part and the IP lower part, and synthesize them into independent bit files;

[0043] S2: According to the IP development rate, a corresponding type of master-slave interface is set betw...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a rapid verification method and system for an IP prototype of an FPGA platform, and the method comprises the steps: providing a stable system environment through employing a platform-oriented idea to avoid the repeated development of a plurality of systems. As a plurality of IPs shares a system platform, the repeated debugging of JTAG, a bus and UART is avoided to save theearly workload. As the independent comprehensive part of the IPs is small in logic quantity, the comprehensive and layout wiring speed is high, a designer can conveniently adjust and design in time,and the IP development time is saved; system design and IP debugging are separated, IP developers can focus on IP debugging conveniently, and task allocation is facilitated. For the development of theplurality of IPs, the main difference is reflected in an IP lower part, and the reusability is strong.

Description

technical field [0001] The invention relates to the technical field of ASIC / SOC chip design, and more specifically relates to a method and system for fast verification of an FPGA platform IP prototype. Background technique [0002] At present, as chip design enters the SOC (System on Chip) stage, IP prototype verification has become an important work of design, and FPGA prototype verification is currently the mainstream technical means. Under the traditional FPGA platform, first prepare each IP that needs to be verified, and then complete the integration, then perform comprehensive layout and wiring, generate a bit file, and finally download it to the FPGA platform, and the developer performs the system and each IP to be verified one by one Validation and debugging. The specific traditional FPGA platform IP prototype verification architecture is attached figure 1 shown. attached by figure 1 It can be seen that the IP verification process under the traditional FPGA protot...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/36
CPCG06F11/3604
Inventor 卢鼎
Owner 大唐半导体科技有限公司
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap