Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Interference analysis method among DAG real-time tasks based on division scheduling on multi-core processor

A multi-core processor, real-time task technology, applied in electrical digital data processing, special data processing applications, instruments, etc., can solve problems such as affecting the accuracy of scheduling analysis, not considering the impact, etc., to achieve the effect of improving accuracy and reducing repeated calculations

Active Publication Date: 2020-05-19
HARBIN INST OF TECH
View PDF2 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Response time analysis not applicable for local multi-core processors
In addition, the task model of the prior art is a single discrete model, which does not consider the influence of the dependencies between the subtasks within the task on the response time analysis, which in turn affects the accuracy of the scheduling analysis.
The prior art does not provide a DAG real-time task analysis method based on partition scheduling on multi-core processors

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Interference analysis method among DAG real-time tasks based on division scheduling on multi-core processor
  • Interference analysis method among DAG real-time tasks based on division scheduling on multi-core processor
  • Interference analysis method among DAG real-time tasks based on division scheduling on multi-core processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0051] combined with Figures 1 to 4 , the implementation of the interference analysis method between DAG real-time tasks based on partition scheduling on the multi-core processor of the present invention is described as follows:

[0052] The invention discusses the response time analysis of preemptive DAG tasks on multi-processors under fixed priority division scheduling. Tasks are assigned to different processors for execution in advance, and the tasks can only be executed on the assigned processors. First, we analyze and demonstrate the factors affecting path execution in the target DAG task. On this basis, a parallel structure for recalculating interference is proposed and proved. This structure provides good guidance for priority assignment and partitioning of nodes to processors. Finally, we propose a new analysis strategy to improve the performance of WCRT analysis by considering the parallel structure.

[0053] 1. DAG task model

[0054] Assume that a task set t={t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an interference analysis method among DAG real-time tasks based on division scheduling on a multi-core processor, and relates to the technical field of embedded real-time systems. The invention aims to improve the precision of WCRT analysis so as to improve the accuracy of predicting the schedulable rate of a task set by a real-time system. According to the method, the influence of the internal structure of the high-priority DAG task on the interference of the low-priority task is analyzed, and a more accurate interference upper bound is obtained. For the topological structure of the DAG task and the condition that the internal sub-tasks are allocated to the processor, a parallel structure is provided firstly, and it is proved that the parallel structure can cause repeated calculation of inter-task interference generated by a traditional analysis method. According to the parallel structure, a WCRT analysis strategy for reducing repeated calculation is provided,and the precision of WCRT analysis is effectively improved. The WCRT analysis strategy can reduce the WCRT numerical value of the real-time system prediction task set, so that the WCRT numerical valueis closer to the real value of the task set executed in the system, and the accuracy of the real-time system prediction task set schedulable rate is improved. The method is applied to the isomorphicmulti-core processor.

Description

technical field [0001] The invention relates to an interference analysis method among DAG real-time tasks based on partition scheduling, relates to response time analysis under worst execution conditions of real-time tasks, and relates to the technical field of embedded real-time systems. Background technique [0002] With the commercialization of 5G technology and the growing development of the Internet of Things, embedded real-time systems (hereinafter referred to as real-time systems) are widely used in industrial manufacturing, unmanned driving, and aerospace. Real-time systems have strict requirements for their security and reliability. Therefore, accurate and reliable analysis of the performance of real-time systems is becoming more and more important. An important index to evaluate the performance of a real-time system is the analysis accuracy of the worst-case response time (WCRT) of a real-time task set. WCRT can not only predict the worst-case execution time of t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F9/48G06F16/901
CPCG06F9/4806G06F16/9024
Inventor 张伟哲吴毓龙关楠方滨兴何慧刘川意张宇崔丽杰
Owner HARBIN INST OF TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com