Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Hardware system reliability verification method

A hardware system, reliability technology, applied in hardware monitoring, instrumentation, error detection/correction, etc., can solve problems such as reliability and safety cannot be guaranteed, weapon system failure, economic loss, etc., to alleviate system complexity, The effect of improving software quality and optimizing hardware structure

Inactive Publication Date: 2020-05-29
EAST CHINA NORMAL UNIVERSITY +1
View PDF5 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0002] With the rapid development of national defense science and technology, the functions of military systems are becoming more and more complex and the scale is becoming larger and larger. The use of foreign products will make the quality of software and hardware uncontrollable, so reliability and security are difficult to be guaranteed. A defect in a software module in the system or failure may lead to the failure of the entire weapon system, resulting in huge economic losses and even casualties
[0003] However, in the existing technology, it is impossible to design the system level at a higher level of abstraction and verify the reliability of the hardware system. Therefore, it is of great significance to verify the reliability of the hardware system and build a safe, stable and efficient hardware system.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Hardware system reliability verification method
  • Hardware system reliability verification method
  • Hardware system reliability verification method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0046] An embodiment of the present disclosure provides a hardware system reliability verification method.

[0047] figure 1 It is a schematic flowchart of a hardware system reliability verification method according to an exemplary embodiment.

[0048] In some embodiments, a hardware system reliability verification method includes:

[0049] Step S101, establishing an AADL reliability model;

[0050] Among them, AADL (Architecture Analysis and Design Language, Architecture Analysis and Design Language) is an architectural design and analysis language that describes the hardware and software structure of a real-time system, and has been maturely used in the verification of hardware system-related issues. This technology is based on AADL conducts reliability verification on hardware systems.

[0051] image 3 It is a schematic diagram showing the construction of a reliability model according to an exemplary embodiment.

[0052] Such as image 3 As shown, the construction me...

Embodiment 2

[0135] An embodiment of the present disclosure provides a hardware system reliability verification system.

[0136] Figure 5 It is a schematic structural diagram of a hardware system reliability verification system shown according to an exemplary embodiment;

[0137] In some optional embodiments, a hardware system reliability verification system includes:

[0138] S501 building blocks for establishing AADL reliability models;

[0139] S502 conversion module, for converting the AADL reliability model into a dynamic fault tree model;

[0140] The S503 verification module is used to analyze and verify the dynamic fault tree model through the sequential binary decision diagram system.

[0141] Figure 6 It is a structural schematic diagram of a building block shown according to an exemplary embodiment;

[0142] Such as Figure 6 As shown, the building blocks include:

[0143] S501-1 The first building unit is used to establish the AADL structure model and fault model;

[...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a hardware system reliability verification method. The method comprises the steps that an AADL reliability model is established; converting the AADL reliability model into a dynamic fault tree model; and analyzing and verifying the dynamic fault tree model through a sequential binary decision diagram method. By means of the method, system-level design can be conducted on ahigher abstract level, the system complexity can be relieved, the software quality can be improved, and the reliability of internal and external interaction of the whole hardware can be greatly improved.

Description

technical field [0001] The invention relates to the technical field of reliability verification, in particular to a hardware system reliability verification method. Background technique [0002] With the rapid development of national defense science and technology, the functions of military systems are becoming more and more complex and the scale is becoming larger and larger. The use of foreign products will make the quality of software and hardware uncontrollable, so reliability and security are difficult to be guaranteed. A defect in a software module in the system Or failure may lead to the failure of the entire weapon system, resulting in huge economic losses and even casualties. [0003] However, in the existing technology, it is impossible to design the system level at a higher level of abstraction and verify the reliability of the hardware system. Therefore, it is of great significance to verify the reliability of the hardware system and build a safe, stable and effi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F11/34
CPCG06F11/3447G06F11/3457
Inventor 黄滟鸿丁骅史建琦刘静曹桂涛
Owner EAST CHINA NORMAL UNIVERSITY
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com