Buffer time delay adjusting device
An adjustment device and time delay technology, applied in the direction of pulse technology, electrical components, electronic switches, etc., can solve the problems of starting impact of electrical appliances, affecting the service life of electrical appliances, pollution of power supply network, etc., to achieve the elimination of high current impact and good startup characteristics, effect of prolonging service life
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0019] The buffer delay adjustment device provided in this embodiment, such as figure 1 As shown, it is composed of the regulation voltage input terminal T1, the switch K, the threshold value circuit 1, the voltage equalization circuit 2, the transistor delay circuit 3 and the regulation voltage output terminal T2, wherein the voltage equalization circuit and the transistor delay circuit are connected in parallel And then in series with the threshold circuit.
[0020] This embodiment is applied in the AC signal circuit, and the specific circuit principle diagram is as follows figure 2 As shown, among them,
[0021] The threshold circuit 1 is composed of a resistor TR1 and a resistor TR2. One end of the resistor TR1 is connected to the regulation voltage input terminal T1, and the other end is connected to one end of the resistor TR2. The resistance value of the resistor TR1 is used to determine the threshold level, and the resistor TR2 The resistance value is used to determ...
Embodiment 2
[0025] The buffer delay adjustment device provided in this embodiment, such as figure 1 As shown, it is composed of the regulation voltage input terminal T1, the switch K, the threshold value circuit 1, the voltage equalization circuit 2, the transistor delay circuit 3 and the regulation voltage output terminal T2, wherein the voltage equalization circuit and the transistor delay circuit are connected in parallel And then in series with the threshold circuit.
[0026] This embodiment is applied in a DC signal circuit, and the specific circuit schematic diagram is as follows image 3 As shown, among them,
[0027] The threshold circuit 1 is composed of a resistor TR1 and a resistor TR2. One end of the resistor TR1 is connected to the regulation voltage input terminal T1, and the other end is connected to one end of the resistor TR2. The resistance value of the resistor TR1 is used to determine the threshold level, and the resistor TR2 The resistance value is used to determine...
Embodiment 3
[0031] The only difference between the buffer delay adjustment device provided in this embodiment and Embodiment 1 is that the transistor Q is composed of two triodes. The specific circuit principle is as follows Figure 4 As shown, other parts are the same as those in Embodiment 1, so refer to the description of Embodiment 1 for the circuit structure and working principle, and will not be repeated in this embodiment.
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


