Photoresist structure, graphical deposition layer, semiconductor chip, and manufacturing methodd of photoresist structure, graphical deposition layer and semiconductor chip

A technology for a photoresist layer and a fabrication method, applied in the field of patterned deposition layers, semiconductor chips and their fabrication, and photoresist structures, can solve the problem of reducing process compatibility, adhesion, and discrepancies between the actual size of the patterned deposition layer and the defined size and other problems, to achieve the effect of reducing peeling difficulty and peeling cost
CN112652522AActive Publication Date: 2021-04-13TENCENT TECH (SHENZHEN) CO LTD
17 Cites 4 Cited by

Patent Information

Authority / Receiving Office
CN ยท China
Patent Type
Applications(China)
Current Assignee / Owner
TENCENT TECH (SHENZHEN) CO LTD
Publication Date
2021-04-13

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The embodiment of the invention provides a photoresist structure, a graphical deposition layer, a semiconductor chip, and manufacturing methods of the photoresist structure, the graphical deposition layer and the semiconductor chip. According to the manufacturing method of the photoresist structure, a single photoresist is utilized, the second photoresist layer containing the undercut can be obtained only by using a single developing solution for one-time development, and the size of the undercut can be controlled through the development time, so the problems of stripping difficulty and the like caused by adhesion of a deposition material and the side wall of the photoresist structure in a traditional stripping process are avoided; the first photoresist layer is used as a protective adhesive layer, so that corrosion damage of a developing solution to a substrate material during development can be avoided; and the first photoresist layer is etched, so that the first photoresist layer serving as a protective adhesive layer is converted into a pattern limiting adhesive layer, lateral diffusion at the bottom of a deposition material can be effectively prevented in the material deposition process, and the deposition layer with good morphology is obtained.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to the technical field of micro-nano processing, in particular to a photoresist structure, a patterned deposition layer, a semiconductor chip and a manufacturing method thereof. Background technique

[0002] In the field of micro-nano processing technology, most of the processing technology, such as lift-off technology, needs to be realized by preparing a special photoresist structure.

[0003] Taking the lift-off process as an example, the following problems have always existed in the traditional technology: first, the sidewall of the deposition material is easy to adhere to the sidewall of the photoresist, resulting in poor morphology of the patterned deposition layer; second, the photoresist pattern During the chemicalization process, the developer will react with the substrate material and cause corrosion to the substrate material.

[0004] For the first problem, it can usually be solved by preparing a photoresist structure c...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More