SoC (System on Chip) chip inspection method, SoC chip inspection device and related equipment

A chip inspection and chip technology, applied in the field of hardware testing, can solve problems such as high chip cost, and achieve the effects of easy understanding and construction, simple test environment, and guaranteed accuracy

Pending Publication Date: 2022-03-22
SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD
View PDF0 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, due to the high cost of the chip, in order to ensure the function and performance of the SoC chip, a large number of sufficient verifications are required before the chip is taped out.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • SoC (System on Chip) chip inspection method, SoC chip inspection device and related equipment
  • SoC (System on Chip) chip inspection method, SoC chip inspection device and related equipment
  • SoC (System on Chip) chip inspection method, SoC chip inspection device and related equipment

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0042] The core of this application is to provide a SoC chip inspection method, which can realize the performance verification of system-level SoC chips and ensure the accuracy of chip verification results; another core of this application is to provide a SoC chip inspection method. The device, the multi-control server, and the computer-readable storage medium also have the above beneficial effects.

[0043] In order to describe the technical solutions in the embodiments of the present application more clearly and completely, the technical solutions in the embodiments of the present application will be introduced below in conjunction with the drawings in the embodiments of the present application. Apparently, the described embodiments are only some of the embodiments of this application, not all of them. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the scope of pro...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an SoC chip test method, which comprises the following steps: when a verification instruction is received, reading a register configuration instruction from a preset storage space according to the verification instruction; wherein the SoC chip is connected with a hardware test layer, and the preset storage space is deployed in the hardware test layer; performing register configuration according to the register configuration instruction, and starting each element device in the SoC chip after the register configuration is completed; and obtaining the operation result of each element device, and determining the SoC chip inspection result according to each operation result. By applying the technical scheme provided by the invention, the performance verification of the system-level SoC chip can be realized, and the accuracy of a chip verification result is ensured. The invention further discloses an SoC chip inspection device and equipment and a computer readable storage medium which all have the above beneficial effects.

Description

technical field [0001] The present application relates to the technical field of hardware testing, in particular to a SoC chip testing method, and also relates to a SoC chip testing device, equipment, and a computer-readable storage medium. Background technique [0002] SoC (System on Chip, system on chip) technology refers to the integration of CPU (Central Processing Unit / Processor, central processing unit), input and output peripherals, memory and other functional peripherals into one chip. SoC technology can effectively reduce product area, improve product performance, reduce product power consumption, and improve product reliability, so it has been widely used. However, due to the high cost of the chip, in order to ensure the function and performance of the SoC chip, a large number of sufficient verifications are required before the chip is taped out. [0003] Currently, SoC verification technology is divided into three parts: module level, subsystem level, and system ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F30/3308
CPCG06F30/3308G06F11/2273G06F2115/02G06F2117/08
Inventor 周运炉
Owner SHANDONG YUNHAI GUOCHUANG CLOUD COMPUTING EQUIP IND INNOVATION CENT CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products