Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Integrated circuit optimization method and system based on rule-guided genetic algorithm

A genetic algorithm and integrated circuit technology, applied in the field of integrated circuit optimization, can solve problems such as low search efficiency, narrow topology solution space and parameter search space, and failure to meet the requirements of analog circuits, so as to save computing resources and optimize efficiency significantly , the effect of improving efficiency

Pending Publication Date: 2022-08-02
SHANDONG UNIV
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, for analog circuits with complex topology and very narrow solution space compared to the parameter search space

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Integrated circuit optimization method and system based on rule-guided genetic algorithm
  • Integrated circuit optimization method and system based on rule-guided genetic algorithm
  • Integrated circuit optimization method and system based on rule-guided genetic algorithm

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0056] Embodiment 1 of the present invention adopts a rule-guided genetic algorithm to optimize the design of a two-level rail-to-rail operational amplifier, image 3 The circuit diagram of the two-level rail-to-rail operational amplifier described in this embodiment is realized by using a 65nm CMOS process. Table 1 lists the preset design goals of the two-stage rail-to-rail operational amplifier, that is, the circuit gain Gain, the unity gain bandwidth UGB, the phase margin PM are as large as possible, and the DC current Itot is as small as possible.

[0057] Table 1

[0058]

[0059] For this optimization goal, 13 circuit design variables to be optimized are selected, including the width W of 12 transistors 1 ,W 3 ,W 5 ,W 9 ,W 13 ,W 16 ,W 19 ,W 20 ,W 21 ,W 22 ,W 47 ,W 48 and the compensation capacitor C m . Based on current source replication and circuit symmetry, the dimensions of the other devices are as follows: M 2 The width of M and M 1 equal, that is...

Embodiment 2

[0085] Embodiment 2 of the present invention adopts a rule-guided genetic algorithm to optimize the design of a four-stage operational amplifier with a more complex topology. Figure 5 The circuit diagram of the four-stage operational amplifier described in this embodiment includes a four-stage amplifier circuit, a bias circuit, and a slew rate boost circuit (SRH). The typical application of the four-stage operational amplifier is to drive LCD, so the load capacitance to be driven is relatively large. This embodiment is implemented by a 180nm CMOS process, the power supply voltage VDD is 1.8V, and the load capacitance is 12nF. Table 3 lists the design goals of the two-stage rail-to-rail operational amplifier, namely circuit gain Gain, unity gain bandwidth UGB, phase margin PM, gain margin GM, slew rate SRr and SRf as large as possible, and DC current Itot as much as possible Small, the output node DC voltage Vout is close to VDD / 2, that is, 0.9V.

[0086] table 3

[0087] ...

Embodiment 2

[0102] The design rule described in step 8 is defined by the user, and its implementation strategy is not unique. For Example 2, the design rules are as follows:

[0103] Rule 1, when the gain is much smaller than the design index, that is, the gain is less than 80% of the design index, it is considered that the DC operating point of the circuit deviates. The strategy adopted in this example is to adjust the DC operating point step by step according to the designer's experience, so that the amplifier tubes and load tubes of each stage are in the saturation region.

[0104] Rule 2, when the gain is slightly smaller than the design index, that is, the gain is greater than 80% of the design index but does not meet the design index, according to the circuit gain expression Gain=G m1 R O1 G m2 R o2 G m3 R O3 G m4 R O4 , where G mi (i=1,2,3,4) and R Oi (i=1, 2, 3, 4) are the equivalent transconductance and equivalent output resistance of the i-th stage, respectively. The ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an integrated circuit optimization method and system based on a rule-guided genetic algorithm, and the method comprises the steps: embedding an analog circuit design rule into a conventional genetic algorithm, and guiding random gene variation in the conventional genetic algorithm through an experience-based design rule, thereby accelerating the optimization process. According to the method, selection and crossover operations of a traditional genetic algorithm are adopted, a design rule is introduced in a mutation stage, a male parent and a female parent of a current individual are traced, gene mutation guided by the design rule is performed on the male parent and the female parent, a new male parent and a new female parent are generated, and the new male parent and the new female parent are crossed again to generate a new individual; and adding into a next generation population. Compared with a traditional genetic algorithm, the method has high optimization precision, and compared with the traditional genetic algorithm, the convergence speed is higher, and the optimization efficiency is higher. For a complex circuit such as a four-stage operational amplifier, a traditional algorithm is difficult to search a solution meeting a design index under the condition of limited sampling points, and the method can efficiently find the solution meeting the design index under the guidance of a design rule.

Description

technical field [0001] The invention relates to an integrated circuit optimization method and system based on a rule-guided genetic algorithm, and belongs to the technical field of analog integrated circuits. Background technique [0002] The design of integrated circuits is currently in a stage of rapid development, and the continuous emergence of new devices and new processes has put forward higher requirements for the design methods and design tools of integrated circuits. The types of integrated circuits are mainly divided into two parts: digital integrated circuits and analog integrated circuits according to the design category. Among them, digital integrated circuits have relatively mature Electronic Design Automation (EDA) tools to assist the design, and have high design efficiency. . The development of analog integrated circuit EDA tools is relatively lagging behind, and the design of most analog integrated circuits mainly relies on manual debugging. For the select...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): G06F30/337G06F30/3308G06N3/12
CPCG06F30/337G06F30/3308G06N3/126
Inventor 周冉冉黄颜鑫周飞王永
Owner SHANDONG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products