Electric erasing programmable logic element
A technology of programming logic and electrical erasing, applied in electrical components, electrical solid state devices, circuits, etc., can solve the problem of large area of single-layer polysilicon memory cells
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0034] see figure 2 , figure 2 A front sectional view of an Electrically Erasable Programmable Logic Device (Electrically Erasable Programmable Logic Device) 50 of the present invention is shown in FIG. The electrically erasable programmable logic element 50 includes a P-type substrate (P-Type Substrate) 52; a first N-type ion-doped region 54, located in the P-type substrate 52; a first gate 56, which Located above the P-type substrate 52 and adjacent to the first N-type ion-doped region 54, and in a floating (Floating) state, used as a floating gate of the electrically erasable programmable logic element 50 to store The nonvolatile data of the electrically erasable programmable logic element 50; a second N-type ion-doped region 58a, located in the P-type substrate 52 and adjacent to the first gate 56; a third N-type The ion-doped region 58b is located in the P-type substrate 52 and is electrically connected to the second N-type ion-doped region 58b; a second gate 60, whic...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com