Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Decapsulate method for synchronous digital series link access procedure

A technology of link access procedure and synchronous digital series, which is applied in the direction of digital transmission system, transmission system, data exchange network, etc., and can solve the problems of difficult circuit operation speed, increased logic programming complexity, and consumption of logic resources, etc.

Inactive Publication Date: 2007-05-30
HUAWEI TECH CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the increase in the width of the internal data bus will inevitably increase the complexity of logic programming (the complexity of logic will reduce the speed of the circuit) and consume more logic resources.
Make the running speed of the circuit difficult to reach 100M

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Decapsulate method for synchronous digital series link access procedure
  • Decapsulate method for synchronous digital series link access procedure
  • Decapsulate method for synchronous digital series link access procedure

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0023] The present invention will be described in further detail below through specific embodiments and in conjunction with the accompanying drawings.

[0024] The decapsulation of LAPS needs to complete the following functions:

[0025] 1:X 43 +1 self-synchronizing descrambling code

[0026] 2: LAPS fixed frame

[0027] 3: Discard rate adaptation field

[0028] 4: Discard and detect the Abort field

[0029] 5: LAPS escape processing

[0030] 6: Detection of LAPS address, control, and SAPI fields

[0031] 7: CRC32 calculation

[0032] 8: Discard LAPS frame header, extract LAPS information payload and discard frame tail

[0033] The double-byte internal data bus structure makes the processing of steps 2 to 8 more complicated. As shown in Figure 2, it is a block diagram of the processing flow of the logical LAPS decapsulation method.

[0034] The function of the input interface is to receive data according to the valid indication signal of the input data, and the width ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

This invention discloses a method for unlinking package of synchronous digital sequence link access protocol, in which, double byte or multibyte data bus and two or more serial CRC modules in same bytes with the data bus width are applied in the frame check, mid-results can be transferred between adjacent CRC modules and every one can input data and output results. Before checking, the data is processed, if they are multibyte effective data, they should be sent to two or multiple single bytes circulation redundancy check module CRC directly, if only the single one is effective, the said byte is set in one CRC, saving an 8 bit CRC module.

Description

Technical field: [0001] The present invention relates to a method for decapsulating a synchronous digital serial link access procedure, in particular to a synchronous digital serial link access procedure framing (LAPS framing) in a method for decapsulating a synchronous digital serial link access procedure ), frame check and synchronous digital serial link access procedure payload extraction (LAPS payload extraction). Background technique: [0002] The present invention realizes the decapsulation of LAPS protocol with FPGA programmable logic, including X 43 +1 self-synchronizing descrambling, discarding rate adaptation bytes, detecting and reporting the Abort field (abort) (0x7d7e), LAPS escape processing, CRC32 check (cyclic redundancy check), and LAPS payload Extraction and generation of associated alerts. The LAPS decapsulation realized by this method can support a maximum bandwidth of 1.6Gbit / S, and a double-byte bus (16 bits) is used inside the module, and the highest...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H04L12/40H04L12/26H03M13/05
Inventor 黄科
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com