Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of manufacturing semiconductor device

a manufacturing method and semiconductor technology, applied in semiconductor devices, diodes, electrical devices, etc., can solve the problems of inability to suppress the reduction of the degree of impurity activation, the inability of conductive silicon film having a prescribed pattern having a desired resistance value, and the inability to achieve sufficient drive capability of conventional buried-channel type transistors. to achieve the effect of increasing the penetration margin

Inactive Publication Date: 2005-05-26
RENESAS TECH CORP
View PDF14 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

"The present invention provides a method of manufacturing a semiconductor device by forming a conductive silicon film with a prescribed pattern and adjusting the impurity concentration through the thickness of a coating film. This method allows for the formation of a conductive silicon film with a desired resistance value and prevents impurity diffusion during the thermal process. Additionally, the method allows for the formation of conductive films with different resistance values by adjusting the thickness of the coating film. The technical effects of this invention include improved precision in impurity activation and the ability to form deeper impurity diffusion regions without changing the impurity concentration of the semiconductor substrate."

Problems solved by technology

Furthermore, a conventional buried-channel type transistor cannot attain a sufficient drive capability as a drive voltage becomes smaller with a higher threshold voltage.
With the conventional method of manufacturing a semiconductor device described above, it is impossible to suppress reduction of the degree of impurity activation in the conductive silicon film having a prescribed pattern resulting from out-diffusion of impurity in the conductive silicon film having a prescribed pattern.
Therefore, in a step of forming a pattern for each element, a conductive silicon film having a prescribed pattern having a desired resistance value cannot be formed.
Furthermore, in a semiconductor device in which an absolute value of resistance value of a resistance element is important, the following problem arises.
This operation, however, requires a great deal of time.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of manufacturing semiconductor device
  • Method of manufacturing semiconductor device
  • Method of manufacturing semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

first embodiment

[0037] Referring to FIGS. 1 to 4, the method of manufacturing a semiconductor device in accordance with a first embodiment will be described.

[0038] In the method of manufacturing a semiconductor device in the present embodiment, as shown in FIG. 1, an N well region 1 and an element isolation region (element isolation insulation film) 2 are first formed in a semiconductor substrate. A polysilicon film is then formed to cover element isolation region 2 and the element formation region. The polysilicon film is then etched into a prescribed pattern, so that polysilicon film 3 having a prescribed pattern to be a gate electrode and a resistance element is formed. Thereafter, in order to form a P− type impurity diffusion region 4 to form an LDD structure, boron is diagonally implanted into the element formation region, resulting in the structure shown in FIG. 1.

[0039] A sidewall insulating film 5 made of a TEOS oxide film or the like is formed on the side wall of polysilicon film 3 havin...

second embodiment

[0049] The method of manufacturing a semiconductor device in accordance with a second embodiment will now be described with reference to FIG. 5.

[0050] In the method of manufacturing a semiconductor device in accordance with the present embodiment, similar to the first embodiment, oxide film 7 is first formed to coat impurity diffusion region 4, impurity diffusion region 6 and the preliminary polysilicon to form gate electrode 3a and resistance element 3b, using CVD at a relatively low temperature of not more than 700° C., as shown in FIG. 5. Then, an oxide film 8 is formed only on the upper side of the preliminary polysilicon film to be gate electrode 3a and resistance element 3b in a prescribed region while only oxide film 7 is formed on the upper side of the polysilicon film to be gate electrode 3a and resistance element 3b in the other region.

[0051] Thereafter, a thermal process is performed to activate the respective impurities in impurity diffusion region 4, impurity diffusio...

third embodiment

[0058] The method of manufacturing a semiconductor device in accordance with a third embodiment will be described with reference to FIG. 6.

[0059] In the method of manufacturing a semiconductor device in accordance with the present embodiment, as described in the first embodiment with reference to FIG. 3, oxide film 7 is first formed to coat impurity diffusion region 4, impurity diffusion region 6 and the preliminary polysilicon film to be gate electrode 3a and resistance element 3b, using CVD at a relatively low temperature of not more than 700° C. Thereafter, as shown in FIG. 6, oxide film 7 is left in a prescribed region while oxide film 7 in the other region is removed by photolithography and etching.

[0060] Thereafter, while impurity diffusion region 4, impurity diffusion region 6, gate electrode 3a and resistance element 3b are covered with oxide film 7 in a prescribed region and impurity diffusion region 4, impurity diffusion region 6 and the polysilicon film to be gate elect...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A thermal process for activating respective impurities in a polysilicon film to be a gate electrode and a resistance element is performed with the polysilicon film to be the gate electrode and the resistance element being coated with an oxide film, after the respective impurities are implanted into the polysilicon film to be the gate electrode and the resistance element. Here, concentrations of the respective impurities in the polysilicon film to be the gate electrode and the resistance element are adjusted by controlling the thickness of the oxide film. The degree of impurity activation is thereby adjusted.

Description

BACKGROUND OF THE INVENTION [0001] 1. Field of the Invention [0002] The present invention relates to a method of manufacturing a semiconductor device in which an impurity in a conductive silicon film having a prescribed pattern is activated by applying heat to the conductive film. [0003] 2. Description of the Background Art [0004] Recently, a channel region of a transistor has been reduced in length with miniaturization of a semiconductor device. As a result, a short channel effect significantly affects transistor characteristics. Therefore, a drain engineering is increasingly important in order to suppress the short channel effect. A technique concerning impurity implantation for forming a LDD (Lightly Doped Drain) structure, an SPI (Shallow Pocket Implant) structure or the like is used as the drain engineering in a semiconductor device. [0005] Furthermore, a conventional buried-channel type transistor cannot attain a sufficient drive capability as a drive voltage becomes smaller w...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L27/04H01L21/02H01L21/265H01L21/324H01L21/822H01L21/8234H01L27/06H01L27/088H01L29/78
CPCH01L21/26513H01L28/20H01L27/0629H01L21/324
Inventor KAWASHIMA, HIROSHIIGARASHI, MOTOSHIGEHIGASHITANI, KEIICHI
Owner RENESAS TECH CORP