Unlock instant, AI-driven research and patent intelligence for your innovation.

Apparatus for manufacturing a semiconductor device and method of forming the same

a technology for semiconductor devices and manufacturing apparatus, which is applied in the direction of semiconductor devices, electrical equipment, basic electric elements, etc., can solve the problems of deteriorating the reliability of semiconductor devices, unable to form gate oxide layers having a thickness below, and not being able to provide vacuum to the substra

Inactive Publication Date: 2006-10-05
SAMSUNG ELECTRONICS CO LTD
View PDF4 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The patent describes an apparatus and method for manufacturing a semiconductor device with a gate electrode. The apparatus includes a polyhedral transfer chamber with two process modules for forming a gate dielectric layer and thermally treating it. The method involves loading a substrate into the apparatus, forming a gate dielectric layer using ALD, and then thermally treating the substrate to densify the gate dielectric layer. The substrate is then returned to the chamber for forming a first gate electrode on the thermally treated gate oxide layer. The technical effects of this invention include improved quality and reliability of semiconductor devices with a gate electrode.

Problems solved by technology

When the substrate is, however, transported to the reacting furnace, vacuum may not be provided to the substrate.
As a result, it may be impossible to form a gate oxide layer having a thickness of below about 15 Å due to the native oxide layer.
Since the batch type high-pressure and heat-treatment chamber is employed in the cluster tool, a native oxide layer grows on a gate oxide layer formed on the substrate to a thickness of above about 10 Å. A gate electrode formed on the gate oxide layer having a thicker thickness may deteriorate the reliability of a semiconductor.
It may be difficult to form a gate oxide layer having a thickness of below about 15 Å using the conventional cluster tool.
The gate oxide layer may not have a desired thickness owing to the native oxide layer.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Apparatus for manufacturing a semiconductor device and method of forming the same
  • Apparatus for manufacturing a semiconductor device and method of forming the same
  • Apparatus for manufacturing a semiconductor device and method of forming the same

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0021] The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the present invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein; rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the present invention to those skilled in the art. In the drawings, the thickness of layers and regions are exaggerated for clarity. Like reference numbers refer to similar or identical elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being “on” or “onto” another element, it can be directly on the other element or intervening elements may also be present.

[0022] Hereinafter, an apparatus for manufacturing a semiconductor device and a method of forming a gate structure accordin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An apparatus for manufacturing a semiconductor includes a polyhedral transfer chamber, a first process module for forming a gate dielectric layer by ALD, and a second process module for thermally treating the gate dielectric layer. The first process module is in communication with a first side of the transfer chamber. The second process module in communication with a second side of the transfer chamber. The apparatus further includes at least one load-lock chamber in communication with a third side of the transfer chamber.

Description

CROSS REFERENCE TO RELATED APPLICATION [0001] This application is a Divisional of U.S. patent application Ser. No. 10 / 835,372, filed on Apr. 28, 2004, now pending, which claims priority under 35 USC § 119 to Korean Patent Application No. 2003-27176, filed on Apr. 29, 2003, the contents of which are herein incorporated by reference in their entirety for all purposes. BACKGROUND OF THE INVENTION [0002] 1. Field of the Invention [0003] The present invention relates to an apparatus for manufacturing a semiconductor device. It also relates to a method of forming the same. More particularly, the present invention relates to an apparatus for manufacturing a semiconductor device and to a method of manufacturing the same. [0004] 2. Description of the Related Art [0005] As memory devices such as a computer has been widely used, a semiconductor device used for the memory device has been developed. From a functional point of view, it is required that a semiconductor device operates at a rapid s...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/4763H01L21/44H01L21/205H01L21/00H01L21/28H01L21/314H01L21/3205
CPCH01L21/28194H01L21/67207H01L21/67196H01L21/3141H01L21/0228H01L29/401
Inventor YOU, YOUNG-SUBKIM, JAE-WOONG
Owner SAMSUNG ELECTRONICS CO LTD