Unlock instant, AI-driven research and patent intelligence for your innovation.

Method of processing metal surface in dual damascene manufacturing

a technology of damascene and metal surface, which is applied in the direction of semiconductor/solid-state device manufacturing, basic electric elements, electric apparatus, etc., can solve the problems decrease the yield, and the above-mentioned two procedures cannot match up, so as to reduce the probability of damage to the cu surface

Inactive Publication Date: 2007-12-13
GRACE SEMICON MFG CORP
View PDF2 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides a method for treating a metal surface in a semiconductor structure during manufacturing. The method involves using an inclined plasma treatment to reduce damage to the metal surface and prevent electric leakage in the intermetal dielectric layer. This method can improve the adhesion force between the metal surface and the dielectric layer, resulting in a more reliable and efficient semiconductor structure.

Problems solved by technology

However, the above-mentioned two procedures cannot match up.
If the RPC is performed first, the follow-up Ar plasma treatment will ordinarily increase the via resistance, and then decrease the yield.
The drawback of the foregoing order mainly arises from the perpendicular direction of the Ar plasma with respect to the bottom surface of the via in the Ar plasma treatment, therefore damages the Cu surface.
Moreover, Cu on the bottom surface of the via will splash on the side wall of the via and then soon spread into the intermetal dielectric layer and cause the electric leakage of the intermetal dielectric layer.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method of processing metal surface in dual damascene manufacturing
  • Method of processing metal surface in dual damascene manufacturing
  • Method of processing metal surface in dual damascene manufacturing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0015]Reference will now be made in detail to the preferred embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Wherever possible, the same reference numbers are used in the drawings and the description to refer to the same or like parts.

[0016]The present invention provides a method of processing the Cu surface in a dual damascene manufacturing, which is applied to a dual damascene semiconductor structure having at least one Cu line structure and a SOD layer formed on the Cu line structure. The SOD layer has at least one via which exposes a part of surface of the Cu line structure. The method of processing the Cu surface comprises the following steps: removing CuO on the part surface, for example by RPC, and then treating the part surface by Ar plasma at an angle inclined to the axis perpendicular to the surface.

[0017]Refer to FIG. 1, a dual damascene structure 10 comprising a via and a trench is provided. The dual damascene structur...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
angleaaaaaaaaaa
heightaaaaaaaaaa
lengthaaaaaaaaaa
Login to View More

Abstract

A processing method for the metal surface in a dual damascene manufacturing is applied to a dual damascene semiconductor structure. The dual damascene semiconductor structure has a metal structure and a spin-on-dielectric (SOD) layer formed on the metal structure, wherein the SOD layer has at least one opening exposing a partial surface of the metal structure. Before the opening is filled, the monoxide on the exposed surface is first removed, then the exposed surface is treated by the plasma at an angle inclined to an axis perpendicular to the exposed surface. The processing method provided in the present invention can avoid the exposed surface being damaged by the plasma and improve the adhesion force between the exposed metal surface and the stuff.

Description

BACKGROUND OF THE INVENTION[0001]1. Field of the Invention[0002]The present invention relates to a method of processing the via in a dual damascene manufacturing. More specifically, the present invention discloses a method of processing the via in a Cu / Spin-on-dielectric (Cu / SOD) dual damascene manufacturing to avoid Cu peeling.[0003]2. Description of the Prior Art[0004]In Cu / SOD dual damascene manufacturing, the major factors to be considered are Cu oxidation and Cu peeling on the bottom surface of the via. Usually the Cu oxidation on the bottom surface of the via can be removed efficiently by using Reactive-Pre-Clean (RPC); on the other hand, the adhesion force between Cu and SOD can be efficiently improved by using Ar plasma treatment.[0005]However, the above-mentioned two procedures cannot match up. If the RPC is performed first, the follow-up Ar plasma treatment will ordinarily increase the via resistance, and then decrease the yield. The drawback of the foregoing order mainly ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/4763
CPCH01L21/76814H01L21/02063
Inventor GUO, QIANG
Owner GRACE SEMICON MFG CORP