Control of processing elements in parallel processors
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Benefits of technology
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0125]Referring to FIG. 1, one embodiment of an active memory block in accordance with the invention is shown. Active memory block 100 includes a memory 106 and memory processors 110. Memory 106 is preferably random access memory (RAM), in particular dynamic RAM (DRAM). Memory processors 110, which include processing element (PE) arrays, can communicate with memory 106 via an interconnection block 108. The interconnection block 108 can be any suitable communications path, such as a bidirectional high memory bandwidth path. A central processing unit (CPU) 102 can communicate with active memory block 100 via a communications path 104. The communications path 104 may be any suitable bidirectional path capable of transmitting data.
[0126]Referring to FIG. 2, a processing element array 200 having multiple processing elements arranged in rows and columns is shown. The array 200 is shown as an array of 4 columns×4 rows. However, it will be appreciated that the array 200 could be scaled to l...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


