Unlock instant, AI-driven research and patent intelligence for your innovation.

Integrated Circuit Including a Programmable Logic Analyzer with Enhanced Analyzing and Debugging Capabilities and a Method Therefor

a logic analyzer and embedded logic technology, applied in the field of embedded logic analyzers for analyzing electronic circuits, can solve the problems of limited sampling of conventional elas, and the inability to capture, analyze, and/or debug software data or firmware data signals within the ic, so as to achieve the effect of effective testing and debugging a system and efficiently perform both system-level and sub-system-level test and debug operations

Inactive Publication Date: 2016-01-14
LEXMARK INT INC
View PDF2 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides an improved logic analyzer that can effectively test and bug fix a system. The logic analyzer has a first input to receive signals and a first output to provide selected samples of the signals. A first block is coupled to the logic analyzer to receive and modify the signals based on a predetermined function. This added flexibility allows for efficient testing at both the system and subsystem levels. Additionally, the system includes an embedded logic analyzer block that detects and responds to events based on the signals. This output provides a more efficient mechanism for sampling and storing system data. Overall, the invention improves the testing and debugging of systems.

Problems solved by technology

However, conventional ELAs are limited to sampling when the trigger condition is satisfied.
Further, conventional ELAs do not capture, analyze, and / or debug software data or firmware data signals within the IC, and additional instrument(s) may be necessary in order to analyze these types of data.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Integrated Circuit Including a Programmable Logic Analyzer with Enhanced Analyzing and Debugging Capabilities and a Method Therefor
  • Integrated Circuit Including a Programmable Logic Analyzer with Enhanced Analyzing and Debugging Capabilities and a Method Therefor
  • Integrated Circuit Including a Programmable Logic Analyzer with Enhanced Analyzing and Debugging Capabilities and a Method Therefor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028]Reference will now be made in detail to the exemplary embodiment(s) of the invention, as illustrated in the accompanying drawings. Whenever possible, the same reference numerals will be used throughout the drawings to refer to the same or like parts.

[0029]The present invention is directed to a programmable embedded logic analyzer included within an integrated circuit having enhanced analyzing and debugging capabilities. FIG. 2 illustrates one embodiment of an embedded logic analyzer (ELA) 200 disposed on an integrated circuit (IC) 260. The ELA 200 includes an interconnect module 210 that is programmable to select at least one of a plurality of candidate signals within the IC 260. The plurality of candidate signals selected by the interconnect module 210 may include at least one trigger signal and / or at least one signal to be sampled (i.e., a sampled signal). The interconnect module 210 routes the at least one trigger signal to a trigger module 220. The trigger module 220 detec...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An integrated circuit including a logic analyzer with enhanced analyzing and debugging capabilities and a method therefor. In one embodiment of the present invention, an embedded logic analyzer (ELA) receives a plurality of signals from a plurality of buses within an integrated circuit (IC). The ELA includes an interconnect module to select a trigger signal and / or a sampled signal from the plurality of received signals. A trigger module sets at least one trigger condition and detects if the trigger signal satisfies the at least one trigger condition. When the trigger condition is satisfied, an output module performs at least one task based upon the satisfied at least one trigger condition. If a sampling process is initiated by the output module, the plurality of sampled signals is sampled and may be stored in a memory. The capability of the output module to perform multiple user-defined tasks enhances the debugging capability of the ELA and makes it more versatile.

Description

CROSS REFERENCE TO RELATED APPLICATION[0001]Pursuant to 37 C.F.R. §1.78, this application is a continuation application and claims the benefit of the earlier filing date of U.S. application Ser. No. 12 / 877,819, filed Sep. 8, 2010, entitled “An Integrated Circuit Including a Programmable Logic Analyzer with Enhanced Analyzing and Debugging Capabilities and a Method Therefor,” which itself is a continuation-in-part application and claims the benefit of the earlier filing date of U.S. application Ser. No. 12 / 542,976, filed Aug. 18, 2009, entitled “An Integrated Circuit Including a Programmable Logic Analyzer with Enhanced Analyzing and Debugging Capabilities and a Method Therefor.” The content of each of the above applications is hereby incorporated by reference as if fully set forth herein.BACKGROUND[0002]1. Field of the Invention[0003]The present invention relates generally to an embedded logic analyzer, and particularly to a programmable embedded logic analyzer for analyzing an elec...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): G06F11/263G01R31/3177
CPCG01R31/3177G06F11/263G01R31/31705G06F11/2294G01R31/28
Inventor BAILEY, JAMES, RAY
Owner LEXMARK INT INC