Unlock instant, AI-driven research and patent intelligence for your innovation.

Method for forming metal pattern in semiconductor device

A metal pattern and semiconductor technology, which is applied in the direction of semiconductor devices, semiconductor/solid-state device manufacturing, electrical components, etc., can solve problems such as lower yields

Inactive Publication Date: 2010-06-16
SK HYNIX INC
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the yield rate will be greatly reduced

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for forming metal pattern in semiconductor device
  • Method for forming metal pattern in semiconductor device
  • Method for forming metal pattern in semiconductor device

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0022] Embodiments of the present invention relate to a method of forming a metal pattern in a semiconductor device and a method of forming a gate electrode.

[0023] Figures 6A to 6E A cross-sectional view illustrating a method of etching a metal layer in a semiconductor device according to an embodiment of the present invention. For convenience of explanation, a method for forming a gate electrode of a spherical recess structure in a semiconductor device is described in this embodiment.

[0024] refer to Figure 6A , performing a shallow trench isolation (STI) etching process and a wet etching process to form a spherical recessed region (not shown) in the substrate 10 . A gate insulating layer 11 is formed over the surface profile of the resulting structure. The gate insulating layer 11 is formed by performing a wet oxidation process, a dry oxidation process or a radical oxidation process.

[0025] The polysilicon layer 12 is formed on the gate insulating layer 11 and f...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A method for forming a metal pattern in a semiconductor device includes forming an etch stop layer over a semi-finished substrate including a metal layer, forming a hard mask over the etch stop layer,etching the hard mask to form a hard mask pattern exposing the etch stop layer, and etching the etch stop layer and the metal layer using the hard mask pattern.

Description

[0001] related application [0002] This application claims priority from Korean Patent Application Nos. 10-2006-0134344 and 10-2007-0045288 filed on December 27, 2006 and May 10, 2007, respectively, the entire contents of which are hereby incorporated by reference. technical field [0003] The present invention relates to a method of manufacturing a semiconductor device, and more particularly to a method of forming a metal pattern using a hard mask in a semiconductor device and a method of forming a gate electrode using the hard mask in a semiconductor device. Background technique [0004] Polysilicon layers have typically been used as gate electrodes in metal oxide semiconductor (MOS) transistors. Such a polysilicon gate electrode exhibits the advantage of a stable formation process. However, various patterns including the gate electrode have become micronized with the high integration of semiconductor devices. The recent micronization technology has achieved a line widt...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/3213H01L21/28H01L21/768
CPCH01L21/28061H01L21/28247H01L21/32139H01L29/66621
Inventor 吴相录刘载善
Owner SK HYNIX INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More