Unlock instant, AI-driven research and patent intelligence for your innovation.

Delay circuit

A technique of delay circuits, resistors, used in pulse shaping, single output arrangement, transforming a continuous pulse train into a pulse train device with the desired pattern, etc.

Inactive Publication Date: 2008-07-02
HONG FU JIN PRECISION IND (SHENZHEN) CO LTD +1
View PDF0 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] When the RC delay circuit in this circuit inputs high-level and low-level signals at the input terminal 10, the output of the output terminal 11 has a corresponding delay, but in some circuits, the output terminal 11 allows the high-level input terminal 10 to The level signal is delayed, but it is not allowed to delay the low-level signal input to the input terminal 10 for a long time, that is, it is hoped that the capacitor C11 can be discharged quickly, but the general RC delay circuit cannot meet the requirements

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Delay circuit
  • Delay circuit
  • Delay circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0014] Please refer to Fig. 3, it is the circuit diagram that a preferred embodiment of delay circuit of the present invention is applied in a circuit, and this circuit is provided with an input terminal I and an output terminal O, and input terminal I is connected to an N-channel type by delay circuit The gate G of the first field effect transistor Q1, the delay circuit includes a resistor R, a capacitor C and a switching element that is turned on at a low level and turned off at a high level, and the switching element is provided with a control terminal and a first connection terminal and a second connection terminal, the drain D of the first field effect transistor Q1 is connected to a node H through a first resistor R1, the node H is set to a high level, and the drain D of the first field effect transistor Q1 is connected to The output terminal O and the source S are grounded. In this embodiment, the switch element is a PNP transistor Q2, the control terminal of the switch...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to a delay circuit, which consists of a capacitor and a resistor in series. The delay circuit also includes a switch component in which when a low level is on a high level is off. The switch component is provided with a first connection end, a second connection end, and a control end controlling the on state of the first and the second connection ends, wherein, the first connection end is connected with an end of the resistor which is connected with the capacitor, the control end is connected with the other end of the resistor, and the second connection end is set as a low level. The capacitance and electric quantity of the delay circuit can be rapidly discharged through the switch component.

Description

technical field [0001] The present invention relates to a delay circuit, especially an RC (resistance-capacitance) delay circuit. Background technique [0002] RC delay circuit is widely used in various circuits, as shown in Fig. 1 and Fig. 2 circuit and sequence diagram, this circuit is provided with an input end 10 and an output end 11, and input end 10 is connected to by an RC delay circuit The gate G of the field effect transistor Q11, the RC delay circuit is composed of a resistor R11 and a capacitor C11, the drain D of the field effect transistor Q11 is connected to a node 13 through a resistor R12, and the node 13 is set to a high level , the drain D of the field effect transistor Q11 is connected to the output terminal 11, and the source S is grounded. At the time T1, the signal input to the input terminal 10 changes from a low level to a high level, and the capacitor C11 starts to charge. At the time T2, The voltage of the capacitor C11 rises to 2 volts, the voltag...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03K5/13H03K5/14
CPCH03K5/06H03K5/156
Inventor 任泽书
Owner HONG FU JIN PRECISION IND (SHENZHEN) CO LTD