Unlock instant, AI-driven research and patent intelligence for your innovation.

Poly-crystal face-to-face stacking and packaging construction

A multi-chip and chip technology, applied in the direction of electrical components, electric solid devices, circuits, etc., can solve the problems of inability to increase memory capacity, expansion functions, inconvenience, and general products without structure

Active Publication Date: 2010-10-27
CHIPMOS TECH INC
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, the volume of the multi-chip stacked package structure will increase with the increase of the stacked chips, so that the number of chip stacks is limited and it is impossible to increase memory capacity and / or expand functions.
[0004] It can be seen that the above-mentioned existing multi-chip stacked package structure obviously still has inconvenience and defects in structure and use, and needs to be further improved urgently.
In order to solve the above-mentioned problems, the relevant manufacturers have tried their best to find a solution, but no suitable design has been developed for a long time, and the general products do not have a suitable structure to solve the above-mentioned problems. This is obviously related. The problem that the industry is eager to solve

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Poly-crystal face-to-face stacking and packaging construction
  • Poly-crystal face-to-face stacking and packaging construction
  • Poly-crystal face-to-face stacking and packaging construction

Examples

Experimental program
Comparison scheme
Effect test

no. 1 Embodiment

[0080] According to the first embodiment of the present invention, a multi-chip face-to-face stack package structure is disclosed. figure 2 is a schematic cross-sectional view of the multi-die face-to-face stacked package configuration. image 3 is a schematic top view of a substrate in the multi-chip face-to-face stacked package structure.

[0081] see figure 2 As shown, the multi-chip face-to-face stacked package structure 200 mainly includes a substrate 210, a first chip 220, a second chip 230, a plurality of first bumps 241, a plurality of second bumps 242 and a plurality of external terminals 250 . see figure 2 and image 3 As shown, the substrate 210 has a first surface 211 , a second surface 212 , a plurality of first bump receiving holes 213 and a plurality of second bump receiving holes 214 . The first bump receiving hole 213 and the second bump receiving hole 214 can pass through the first surface 211 and the second surface 212 . Preferably, the substrate 21...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention relates to a multiple wafers face to face stack encapsulation structure which comprises of a substrate, a first wafer, a secondary wafer, multiple first bumps, multiple second bumps and multiple external connection terminals on substrate. The active surface of first wafer is placed on the first surface of substrate. The first bump is placed in hole of first bump and connected electrically with first wafer to substrate. The active surface of the second wafer is placed on the second surface of substrate. The second bump is placed in hole of second bump and connected electrically with second wafer to substrate. So the substrate is placed between face to face stack wafers and bump is embedded in substrate, the electrical property conductive path is short and the encapsulation is thinning.

Description

technical field [0001] The invention relates to a multi-chip package structure, in particular to a multi-chip face-to-face stack package structure. Background technique [0002] Due to the continuous evolution of electronic technology, products with more complex functions and more user-friendly products are introduced. In terms of the appearance of electronic products, they are also designed towards the trend of light, thin, short and small. With the increasing demand for miniaturization and high operating speed, multiple chips will be integrated in a package structure to achieve more than twice the capacity or more functional requirements. For example, in the previous multi-chip stack package structure, it is Multiple chips are stacked and encapsulated in an encapsulation material. [0003] see figure 1 As shown, the conventional multi-chip stacked package structure 100 is a back-to-back stacking type, mainly including a substrate 110, a first chip 120, a second chip 130,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L25/00H01L23/488
CPCH01L2224/0401H01L2224/06135H01L2224/06136H01L2224/16H01L2224/32145H01L2224/32225H01L2224/48091H01L2224/4824H01L2224/73215H01L2224/73265H01L2924/15311H01L2924/181
Inventor 黄祥铭刘安鸿林勇志李宜璋何淑静
Owner CHIPMOS TECH INC