Wafer level image sensor package with die receiving cavity and method of the same
A technology of image sensor and crystal grain, which is used in electric solid state devices, semiconductor devices, radiation control devices, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0037] The present invention will be described in detail with preferred embodiments and viewpoints, and such descriptions are to explain the structure and procedures of the present invention, and are only used for illustration and not for limiting the patent scope of the present invention. Therefore, in addition to the preferred embodiment in the description, the present invention can also be widely practiced in other embodiments, and the scope of the present invention is only limited by the accompanying claims.
[0038] The invention discloses a wafer-level packaging structure, which adopts a substrate, and the interior of the substrate has a pre-formed through hole structure and a chip containing hole. A photosensitive layer material is coated on the die and the preformed substrate. The material of the photosensitive layer is preferably elastic material.
[0039] FIG. 1 depicts a cross-sectional view of a fan out type wafer level package (FO-WLP, fan out type wafer level pa...
PUM
| Property | Measurement | Unit |
|---|---|---|
| diameter | aaaaa | aaaaa |
| elongation | aaaaa | aaaaa |
Abstract
Description
Claims
Application Information
Login to View More 