Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and system for regulating CPU clock frequency

A clock frequency and clock switching technology, applied in the field of communication, can solve the problems of increasing system logic complexity and increasing system efficiency, and achieve the effect of reducing system logic complexity and improving efficiency

Active Publication Date: 2009-07-15
XFUSION DIGITAL TECH CO LTD
View PDF0 Cites 15 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] When dynamically adjusting the CPU frequency, since the clocks of the CPU and the double data rate controller are asynchronous clocks, in order to realize the normal operation of the DDR (Double Data Rate) controller during the process of adjusting the CPU clock frequency, it is necessary to Increase the asynchronous clock interface between multiple data rate controllers, which increases the complexity of system logic and affects system efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and system for regulating CPU clock frequency
  • Method and system for regulating CPU clock frequency
  • Method and system for regulating CPU clock frequency

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0032] Such as image 3 As shown, a method for adjusting the CPU clock frequency includes:

[0033] Step 1: When the memory controlled by the double data rate controller is in the self-refresh state, switch the clock frequency of the CPU from the clock frequency output by the main frequency phase-locked loop to the clock frequency output by the external frequency phase-locked loop, so that the double data rate The rate controller and the CPU work at the clock frequency output by the external frequency phase-locked loop;

[0034] Step 2: Obtain the target frequency parameter of the CPU, and adjust the clock frequency output by the main frequency phase-locked loop to be the target clock frequency of the CPU according to the target frequency parameter of the CPU;

[0035] Step 3: When the memory controlled by the double data rate controller is in the self-refresh state, switch the clock frequency of the CPU from the clock frequency output by the external frequency phase-locked l...

Embodiment 2

[0095] Such as Figure 6 and Figure 8 As shown, a system for adjusting the CPU clock frequency includes a system controller 5 and a clock generation unit 6, wherein the clock generation unit 6 includes a main frequency phase-locked loop 61, an external frequency phase-locked loop 62 and a clock switching unit 63,

[0096] The system controller 5 is used to determine that after the memory controlled by the double data rate controller is in the self-refresh state, control the clock switching unit 63 to switch the clock, and the clock switching unit 63 outputs the clock frequency of the CPU from the main frequency phase-locked loop 61 The clock frequency is switched to the clock frequency output by the external frequency phase-locked loop 62, so that the double data rate controller and the CPU work at the clock frequency output by the external frequency phase-locked loop 62;

[0097] The system controller obtains the target clock frequency parameter of the CPU, and adjusts the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

An embodiment of the invention provides a method for regulating CPU clock frequency and a system thereof, wherein, the method for regulating CPU clock frequency comprises the technical scheme that a double data rate controller is in a self-refreshing state in switching CPU clock frequency. The double data rate controller operates under a switched clock frequency after clock switching. Furthermore the synchronous clock relationship between the double data rate controller and the CPU is kept in the process of clock switching for obtaining a better accessing efficiency.

Description

technical field [0001] The invention relates to the technical field of communications, in particular to a method and system for adjusting CPU clock frequency. Background technique [0002] An integrated chip (SoC, System on Chip), also known as a "system on a chip", is usually used in portable electronic products, such as mobile phones, notebook computers, and the like. With the abundant market applications of integrated chips, people have put forward more and more requirements for the design of integrated chips. It is necessary to realize as many functions as possible with extremely low power consumption in a very small space. consumption, in order to realize the working time of the battery of the portable product as long as possible after charging. [0003] Therefore, dynamic voltage and frequency scaling (DVFS, Dynamic Voltage and Frequency Scaling) technology is used to dynamically configure according to the service and performance level required by the CPU, so that the...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F1/08
Inventor 付强刘立杰
Owner XFUSION DIGITAL TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products