Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Surging suppression circuit

A surge suppression circuit and resistor technology, applied in circuit devices, emergency protection circuit devices, emergency protection circuit devices for limiting overcurrent/overvoltage, etc. The effect of reducing power loss, suppressing injection, and real-time current limiting protection

Active Publication Date: 2011-11-02
MORNSUN GUANGZHOU SCI & TECH
View PDF3 Cites 19 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0018] 2. The value of R1 often presents a dilemma
[0019] 3. The power margin of R1 should be sufficient. Due to the size limitation, many occasions with strict volume requirements are not compatible.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Surging suppression circuit
  • Surging suppression circuit
  • Surging suppression circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0035] Such as figure 2 As shown, a surge suppression circuit includes a positive input terminal Vin+, a negative input terminal Vin-, a positive output terminal Vout+, a negative output terminal Vout-, a MOS transistor Q1, a second transistor Q2, a third transistor Q3, a capacitor C, The first resistor R1, the second resistor R2, and the third resistor R3, the positive input terminal Vin+ is connected to the positive output terminal Vout+, the positive input terminal Vin+ passes through the third resistor R3 and is connected to the gate of the MOS transistor Q1 and the third transistor Q3. Electrode connection, the positive input terminal Vin+ is connected to the drain of the field effect transistor Q1 through the capacitor C, the drain of the MOS transistor Q1 is also connected to the negative output terminal Vout-, the negative input terminal Vin- is connected to the source of the MOS transistor Q1 through the first resistor R1 The base of the third transistor Q3 is connecte...

Embodiment 2

[0050] Such as image 3 As shown, the difference from the first embodiment is that the second transistor Q2 and the third transistor Q3 are PNP transistors, and the MOS transistor Q1 is a P-channel power MOS transistor. The power supply polarity should be reversed, and the other connection relations remain unchanged. If the capacitor uses a polarized capacitor such as an electrolytic capacitor, it can be connected according to the actual polarity when connecting.

[0051] Its working principle is the same as that described in the first embodiment, and will not be repeated here. The second embodiment is suitable for a circuit for controlling the input of a positive power supply, and a circuit where the input terminal and the output terminal need to share the ground.

[0052] In addition, the above two embodiments can be further improved. For example, connecting resistors in parallel between the base and emitter of the second transistor Q2 and the third transistor Q3 can adjust the s...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a surging suppression circuit comprising a positive input end and a negative input end of an input power supply, a positive output end and a negative output end of an output power supply, a field-effect transistor, a second transistor, a third transistor, a capacitor, a first resistor, a second resistor and a third resistor, wherein the positive input end is connected withthe positive output end; the positive input end is connected with the grid electrode of the field-effect transistor and the collector electrode of the third transistor by virtue of the third resistor; the positive input end is connected with a drain electrode of the field-effect transistor by virtue of the capacitor; the drain electrode of the field-effect transistor is connected with the negative output end; the negative input end is connected with the source electrode of the field-effect transistor by virtue of the first resistor; the base electrode of the third transistor is connected withthe source electrode of the field-effect transistor; the base electrode of the second transistor is connected with the negative output end by virtue of the second resistor; the emitting electrode of the third transistor is connected with the collector electrode of the second transistor; and the emitting electrode of the second transistor is connected with the negative input end. The surging suppression circuit can be used for restraining surge voltage or current injection actually and effectively when a machine is started on.

Description

Technical field [0001] The invention relates to a power supply protection circuit, in particular to a surge suppression circuit in a capacitor filter circuit. Background technique [0002] At present, there are a large number of rectifier circuits in various electrical appliances. For example, the commercial power is rectified and filtered by capacitors, and then the conversion circuit of the switching power supply is supplied. Another example is the traditional power supply. Other circuits supply power. When the power switch is turned on for this kind of electrical appliances, due to the existence of the filter capacitor, the voltage across the filter capacitor is instantly charged from 0V to the rated working voltage, which will generate a large surge voltage and surge current. Not only shortens the life of the filter capacitor, but also has a greater impact on the diodes, fuses, wiring and wiring in the rectifier circuit. [0003] The traditional method of suppressing inrush cu...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H02H9/02H02H9/04H02M1/32
Inventor 王保均
Owner MORNSUN GUANGZHOU SCI & TECH
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products