Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Control system and method for controlling output clocks of different PLLs in a processor

A technology for outputting clocks and control systems, which is applied in the field of control systems for controlling the output clocks of different phase-locked loops, and can solve the problems of no corresponding relationship and no connection between clock signals, etc.

Active Publication Date: 2012-03-28
LOONGSON TECH CORP
View PDF6 Cites 10 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, for the clocks output by different phase-locked loops, there is no connection between the two clock signals, and there is no corresponding solution for how to control the corresponding relationship between the two clock signals

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Control system and method for controlling output clocks of different PLLs in a processor
  • Control system and method for controlling output clocks of different PLLs in a processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach

[0064] The configuration module 5 configures the frequency ratio between at least two clocks to obtain the optimal frequency ratio, as an implementable manner, including the following steps:

[0065] Step S110, the configuration module receives the configuration switch signal sent from the outside, and starts to configure the frequency ratio r;

[0066] As a possible implementation, the clock of the first clock module 11 is faster than the clock of the second clock module 12. When the configuration module 5 receives the configuration switch signal as 1, it starts to configure the frequency ratio, which randomly configures a frequency ratio. r, and output the frequency ratio r to the first clock module 11.

[0067] It should be noted that, in the embodiment of the present invention, a clock module with a fast clock is used as the first clock module 11, but a clock module with a fast clock can also be used as the second clock module 12, then the following embodiments relate to t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a control system and a method for controlling output clocks of different PLLs (phase-locked loops) in a processor. The system comprises a configuration module (5), a phase position module (6), and a fine-tuning module (7), wherein the configuration module (5) is used for configuring frequency ratio of at least two clock modules (11 and 12) in the processor, so as to get the optimal frequency ratio of the at least two clock modules (11 and 12); the phase position module (6) is used for detecting the clock phase position of the at least two clock modules (11 and 12) through periodicity and calculating and monitoring the practical phase difference and the optimal phase difference; and the fine-tuning module (7) is used for judging and dynamically regulating to correct the clock frequency of the PLL of one of the clock modules, so as to guarantee the corresponding relation of the frequency ratio of the at least two clock modules (11 and 12). By adopting the invention, the output clocks of PLLs in a plurality of different clock domains is controllable, and the corresponding relation among the output clocks in the PLLs is within a controllable range.

Description

technical field [0001] The invention relates to the technical field of processor chip control, in particular to a method for controlling the output clocks of different phase-locked loops (PLLs) in the processor through dynamic frequency conversion in the processor. control systems and methods. Background technique [0002] The clock signal is one of the most critical signals in a processor. Generally speaking, there are many clock signals of different frequencies in the processor, such as a clock signal in a processor core, a memory (DDR) clock signal, an external input / output (I / O) clock signal, and the like. In most cases, these clocks are obtained by frequency division of the same phase-locked loop (Phase-Locked Loop, PLL). However, with the rapid development of processors and the application of various low-power technologies and high-speed interfaces, there will be clock signals of different frequencies divided by different phase-locked loops in the processor. The clo...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H03L7/099H03L7/18
Inventor 李磊陈云霁苏孟豪
Owner LOONGSON TECH CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products